

CONTROL DATA®

6600 COMPUTER SYSTEM

6613-D, 6614-D,
CENTRAL MEMORY

CLOCK
EXTENDED CORE STORAGE COUPLER
(SPEC OPT 60080-C/D)
CEJ/MEJ (STD OPT 10104-C/D)
POWER WIRING

DIAGRAMS AND CIRCUIT DESCRIPTION

HARDWARE MAINTENANCE MANUAL



CONTROL DATA®
6600 COMPUTER SYSTEM
6613-D, 6614-D,
CENTRAL MEMORY
CLOCK
EXTENDED CORE STORAGE COUPLER
(SPEC OPT 60080-C/D)
CEJ/MEJ (STD OPT 10104-C/D)
POWER WIRING

DIAGRAMS AND CIRCUIT DESCRIPTION

New features, as well as changes, deletions, and additions to information in the manual, are indicated by bars in the margins or by a dot near the page number if the entire page is affected. A bar by the page number indicates pagination rather than content has changed.

	RECORD of REVISIONS
REVISION	NOTES
A	Manual released; includes Field Change Order 19964, equipment level 6613-D01 and 6614-D01.
(11-20-68)	
В	Engineering Change Order 20435, wire length changes only; no change to this manual.
(1-30-69)	
C	Manual revised, includes Engineering Change Order 21544, publication change only. Incorporate
(1-30-69)	Field Change Order 20264, equipment level 6613-D01 and 6614-D01. Pages 1-10, 2-iii, 2-10,
,	2-11, 3-5, 3-15, 4-iii, 4-5, 4-7, 4-12, 4-13, 4-15, 4-17, 4-21, 4-25, 4-29, 4-30, 4-31 and 4-35 revised.
	Pages 2-14, 4-viii, 4-2, 4-4, 4-6, 4-10, 4-12. 2, 4-14, 4-16, 4-20, 4-24, 4-26, 4-28, 4-30. 2, 4-32,
	4-34, 4-37, 4-39, 4-40 and 4-41 added.
D	Manual revised, includes Field Change Order 20811, equipment level 6613-D01 through D02,
(3-26-69)	6614-D01 through D02. Pages 4-iv, 4-v, 4-vi, 4-vi, 4-5, 4-6, 4-7, 4-11, 4-12, 4-29, 4-31 and 4-35
	revised.
E	Manual revised, includes Engineering Change Order 21961, publication change only. Pages 2-11,
(3-26-69)	4-23, 4-25, and 4-27 revised.
F	Manual revised, includes Field Change Order 21543, equipment level 6613-D01 through D05 and
(5-22-69)	6614-D01 through D05. Pages 4-5, 4-27 and 4-29 revised.
G	Manual revised, includes Engineering Change Order 22339, publication change only. Pages
(5-22-69)	4-5, 4-7, 4-12, 4-18, 4-22, 4-25 and 4-37 revised.
H	Manual revised, includes Field Change Order 21828, equipment level 6613-D01 through D08,
(7-15-69)	6614-D01 through D08. Pages 1-3, 1-5 and 1-7 revised.
J	Manual revised: includes Field Change Order 21880, equipment level 6613-D01 through D09, and
(9-9-69)	6614-D01 through D09. Pages 4-29 and 4-31 revised.
K	Manual revised: includes Engineering Change Order 22696, publication change only, Pages 3-3,
(9-9-69)	3-7, 3-9, 3-15, and 3-17 revised.
τ,	Manual revised: includes Engineering Change Order 23213, publication change only, Pages 4-viii
(9-9-69)	4-2 4-21 4-31 4-35 4-37 and 4-39 revised.
M	Manual revised; includes Field Change Order 22888, equipment level 6613-D01 through D10, and
(10-21-69)	6614-D01 through D10. Pages 3-15, 4-5, 4-25, and 4-29 revised.
N	Manual revised; includes Field Change Order 23372, equipment level 6613-D01 through D11 and
(4-20-70)	6614-D01 through D11. Pages 3-7 and 3-9 revised.
Р	Manual revised; includes Engineering Change Order 25173, publication change only. Cover,
(4-20-70)	Title Page, 1-5, 1-11, 1-15, 1-16, 1-17, 2-11, 2-14, 3-23, 3-25, 4-1, 4-5, 4-12, 4-15, 4-21,
	4-22, 4-33, 4-34, 5-3, 5-5 and Comment Sheet revised.
R	Engineering Change Order 31992. No change to this manual.
(1-24-74)	
S	Manual revised; includes Field Change Order 34355. Page 5-iii is revised. Pages 5-19 and 5-20
(1-24-74)	are added.
Т	Manual revised; includes Engineering Change Order 34997. Page 2-6 is revised.
(5-7-74)	

REVISION LETTERS I, O, Q AND X ARE NOT USED

Pub No. 60246600 © 1968, 1969, 1970, 1974, 1975, 1978 by Control Data Corporation Printed in United States of America Address comments concerning this manual to:

Control Data Corporation Publications and Graphics Division 4201 North Lexington Avenue St. Paul, Minnesota 55112

or use Comment Sheet in the back of this manual.

RECORD of REVISIONS (CONT'D)													
REVISION	NOTES												
ſ.	Manual revised; includes Engineering Change Order 36009. Page 3-iii is revised. Page 3-13.1												
(3-17-75)	is added.												
V	Manual revised; includes Field Change Order 36464. Pages 4-v, 4-5, and 4-12 are revised.												
(8-20-75)													
W	Manual revised; includes Engineering Change Order 36744. Front Cover, Title Page, 4-iv, and												
(10-23-75)	4-37 are revised.												
<u>Y</u>	Manual revised; includes Engineering Change Order 39073. Pages 4-v, 4-5, 4-7, 4-11, 4-15,												
(5-8-78)	4-21, 4-25, 4-27, 4-29, 4-33, 4-35, and 4-39 are revised.												

	•												
	A Property of the Control of the Con												
	59 - 1												
	Company of the Compan												
	# 1												
	N. M. C.												

GENERAL CONTENTS

PART 1. Central Memory (131K)

PART 2. Central Memory (65K)


PART 3. Clock

PART 4. Extended Core Storage Coupler

PART 5. Power Wiring

PART 1

CENTRAL MEMORY (131 K)



PART 1

CENTRAL MEMORY (131 K)

CONTENTS

Page	
1 - iv	Key to Logic Symbols
1-0	Central Memory
1-1	Address-Data Flow
1-2	Go Control
1-3	Go Control, Accept Control
1-4	Storage Sequence Control
1-5	Storage Sequence Control
1-6	Data Flow
1-7	Data Flow, Write Control
1-8	Data Distributor
1-9	Data Distributor
1-10	Read Distributor
1-11	Read Distributor
1-12	Read Distributor and Read Restore, Chassis 9, 10, 11, 12 (Test Points)
1-13	Read Distributor and Read Restore, Chassis 13, 14, 15, 16 (Test Points)
1-14	Write Distributor
1-15	Write Distributor
1-16	Write Distributor, Chassis 9, 10, 11, 12 (Test Points)
1-17	Write Distributor, Chassis 13, 14, 15, 16 (Test Points)
1-19	Storage Cycle Timing

KEY TO LOGIC SYMBOLS

(Standard 6000 Series Card Types)

Logic diagrams represent a symbolic approach to electronic schematics. By using symbols to represent building block circuits, the schematic becomes easy to read if the reader understands the function of the symbols. In CONTROL DATA* logic, two signals, a logical "0" and a logical "1" are the possible input or output conditions of a circuit. For example, "1" is considered "up" and "0" is considered "down" on a timing chart. Detailed descriptions of logic symbols and their associated electronic representations are contained in the Printed Circuit Manual, Cordwood Modules (Pub. No. 60042700).

STANDARD LOGIC SYMBOLS

Standard logic diagram symbols for Control Data equipment using 6000 Series card types are inverters, test points, flip-flops, twisted pair line drivers, and coaxial cable line drivers.

Inverters

An inverter is a logic element which provides an output that is a negation of its input. When more than one input is provided to an inverter, "0's" take precedence over "1's" and therefore drive the output of the inverter to "1". Because all of the several inputs have to be "1" to drive the output of the inverter to a "0", the inverter may be considered an inverting AND (or NAND) gate when more than one input is present. The basic inverter is shown in the logic diagrams as an arrow into either a circle or a square (Figure 1). Both symbols represent the same electronic circuit and have the same logic interpretation. In a logic sequence of inverters, circle and square symbols are usually alternated as an aid in tracing signals, e.g., a "1" output from a square symbol implies a "1" output from subsequent squares in the logic chain.



Figure 1. Inverter Symbols

Certain card types employ variations of the standard inverter building block. These differences are indicated in the logic diagrams by a dot or a cross in the circle or square (Figure 2). Both the chassis tabs containing the card in question and the Printed Circuit Manual, Cordwood Modules (Pub. No. 60042700) contain electronic schematics of these special variations.




Figure 2. Special Inverters



Figure 3. Multiple Inputs/Outputs

Acceptable conventions for showing inverter networks are illustrated in Figure 4. As a general rule, circle inverters alternate with square inverters wherever possible. Because multiple outputs are identical, only one arrow is shown in cases where an inverter (A) serves as the single input to several succeeding inverters. In more complex inverter networks, multiple arrows are used (B to C and D; in this case because B is not the only input to C or D).




Figure 4. Inverter Networks

Test Points

A test point has no logic function, but is shown in the logic diagrams as a triangle (Figure 5). They are numbered from 1 to 6.



Figure 5. Test Point Symbols

^{*}Registered trademark of Control Data Corporation

Flip-Flops (FF)

The flip-flop (FF) is a storage device with two stable states—designated as Set and Clear—and is composed of two inverters (Figure 6). The flip-flop is said to be set when the set output (B) is a "1", and clear when it is a "0". Note that the input (A) must be "0" to set the flip-flop and (C) must be "0" to clear it.



Figure 6. Flip-Flop Symbol

Logic signals are transmitted from one module to another by means of a line driver. Modules on the same chassis are connected with twisted pair lines, and those on separate chassis are connected by coaxial cable.

Twisted Pair Drivers

The twisted pair driver is represented by the standard square or circle. The output of the square or circle, however, is connected to a pin of the module in question and wired from there to a pin on another module (Figure 7). The ground wire of the pair is wired to the connector ground bus of each module. The pins are represented by small circles and are numbered from 1 to 28 (Pins 29 and 30 are ground and +6 volts, respectively, and generally are not shown in logic diagrams). The module location is shown above the card, and the module type is denoted in the upper right corner.




Figure 7. Twisted Pair Line Driver

Coaxial Cable Drivers

The coaxial cable driver is a 25 nsec pulse circuit, and is represented as shown in Figure 8. The pins used are represented by a small double circle.




Figure 8. Coaxial Cable Driver

CENTRAL MEMORY

ADDRESSING

The CP programs are stored in CM, and all PPs may use CM for supplementary storage or inter-communication control. Thus CM addresses are generated by the CP and all PPs.

Each processor sends a CM address to a common address clearing house, or stunt box, from where they are sent on to CM. The stunt box can accept addresses from the several sources at 100-nsec intervals (maximum rate) on a priority basis and in turn issue one address every 100 nsec to CM.

An address goes to all banks of CM for decoding, and the referenced bank returns an accept signal to the stunt box if the bank is not busy (free) with a previous reference. The stunt box saves each address that it sends to CM in a hopper mechanism, and, if the address is not accepted, it is recovered from the hopper and re-issued to CM and again saved. The issue-save cycle repeats until an accept is received to void the hopper address. Up to three addresses can be saved in the hopper. However, an address is always accepted within 2000 nsec (worst case because of bank conflict) of the first time it is issued.

DATA DISTRIBUTION

Data to and from CM is distributed from a data distributor. The word from a read reference goes from CM to the data distributor and then to the requesting processor. A word to be stored during a write reference goes from the processor to the data distributor to CM. The distributor can transfer a word to or from CM every 100 nsec. A store word goes to all banks of CM, but separate storage control mechanisms for each bank insure that the word is stored in the proper bank.

The distributor routes data to and from proper origins and destinations as directed by control information or tags received from the stunt box. The tags are entered in the stunt box along with each address and serve to identify the address sender, origin or destination of data, and nature of the address, e.g., read, write, or PP exchange jump. The stunt box sends the tags to the data distributor (and to destinations in the processors for read references) when an address is accepted, and the distributor accomplishes the data transmission. For write references, the data source sends the word to the distributor, where it is held temporarily before it is stored.

STORAGE

The many banks of storage in CM are evenly distributed on 8 chassis in the computer. There are four banks per chassis.


The circuit organization allows the four banks to operate independently and be phased into operation at 100-nsec intervals, which corresponds to the maximum rate at which the stunt box issues addresses. A chassis input register receives the 17-bit address from the stunt box and distributes the 12-bit address to 1 of 4 storage address registers associated with the four banks. Hence 32 consecutive addresses referencing 32 separate banks may be accepted at 32 consecutive minor cycle intervals and result in a data word flowing to or from CM in 32 consecutive minor cycle intervals. The independent controls for each bank and treatment of the address and data word insure that only one bank is in a given time segment of its 1000 nsec storage cycle at any one time. At least one minor cycle separates the storage cycle of all banks.

A word read from any bank is sent to a common temporary storage register and to the data distributor by a common path. A word to be restored is then sent to a write register by way of a buffer register. The write register sends the word to 1 or 4 restoration registers for restoring in the proper bank.

A word from the data distributor during a write reference goes to the temporary storage register on all chassis and then follows the restore path for writing in memory. Only one of the many banks is in the proper time spot in its storage cycle to store the word received, and this bank is the one associated with the write address.

A go signal with each address from the stunt box allows a group of four banks (one chassis) to recognize and translate the bank bits. The referenced bank, if not busy, sends an accept to the stunt box and starts 1 of 4 storage sequence control circuits, which in turn direct the 1000 nsec storage cycle for the selected address.

A write signal may also accompany each address from the stunt box. It distinguishes read and write references and controls the path to the restoration registers. The CM uses the same 12-bit storage module as used in the PPs, but five are driven in parallel to hold the 60-bit word.



GO CONTROL (131K)

A go control circuit is associated with each chassis (four banks) of CM. The circuit has several functions.

- Recognize an address from the stunt box and determine if it is located in an associated bank.
- Sends an accept to the stunt box if the address is valid and the bank is free.
- Starts the 1000 nsec storage cycle to read or store the word at the selected address.

No accept is sent to the stunt box if the selected bank is executing a storage cycle from a previously issued address (bank busy case). The address is ignored in this case. The time of address issue from the stunt box and the time the accept should be received back at the stunt box is 200 nsec, and this time is used by the stunt box to determine if the address has been accepted. An accept at the proper time voids reissue of the address; otherwise address reissue continues until the accept is received.

BANK SELECTION

The go signal accompanying each address signals all CM go control circuits to search the bank selection bits and determine if the 12-bit address is located in one of its associated banks. A translator circuit in each go control translates the lower five bits of the address, stores the selection in a FF (one FF for each bank), sends the accept, and starts the storage sequence control circuit to start the storage cycle.

The five bits provide 32 unique codes, one for each bank. The upper three bits select 1 of 8 chassis and the lower two bits 1 of 4 banks on the chassis.


The 17-bit address and bank quantity is stored in an input FF register. Before an address is received, a clock pulse presets the upper three of the five bank bits to the complement of the quantity it should recognize. Thus, for a zero chassis selection (physical chassis 3), the upper three bits are preset to 111XX, the complement of 000XX. A 000XX bank code then is necessary to complete the go FF output gate, which in turn allows recognition of the lower two bits of the bank selection.

Four unique translations are made from the lower two bits of the bank selection bits and stored in separate FFs. A go from the 1 of 8 translator, a bank free condition from the storage sequence control circuit, and a clock pulse gates the 1 of 4 storage and turns on the accept signal. The set FF then starts an associated storage sequence control circuit.

ACCEPT CONTROL

The accept signal indicates a bank is free and has accepted the address in its chassis input register. The time interval from address issue from the stunt box to receipt of the accept in the stunt box allows the stunt box to determine if the address has been accepted. If so, the address in the stunt box hopper is destroyed, and address tags are sent from the stunt box to the data distributor and other areas to tell the address sender to send its data word (write reference) or be ready for receipt of the word read (read reference).

One accept is associated with each chassis for a maximum of eight signals. All are combined in a common OR circuit which feeds the stunt box. Since an address may be sent each 100 nsecs, an accept may be sent to the stunt box every 100 nsecs, with each accept delayed from its associated address by 200 nsecs.



STORAGE SEQUENCE CONTROL

Storage sequence control responds to a bank go condition from go control and generates a series of timing signals which direct the basic cycle of the storage module. In general, the circuit establishes the bank free condition, makes the address available to the storage module, and then issues read, sense, start and end inhibit, bank merge, and write drive signals to sequence reading and writing. The sense signal samples the differential amplifier which receives the data word read out on the double-ended sense lines from storage. The signals time the basic pulse sequence of the 1000 nsec storage cycle. The storage module discussion details the circuits which respond to the address and read and write drive signals, and thereby make the read word available on the sense lines, or store the word to be written or restored in memory.

TIMING CHAIN

The timing chain is a series chain of FFs whose outputs drive slave inverters, which in turn supply the various signals to sequence reading and writing in CM. A pulse enters the chain and is transferred to successive FFs at 50 nsec intervals. A bank go signal sets the read FF to start the sequence. Each FF is set for 400 nsecs; slave inverters from set and cleared FFs in the chain are combined to establish timed gating signals for the various drive signals.

BANK FREE

The bank free condition is established when all FFs in the chain are cleared, i.e., no pulse is travelling down the chain. The read FF, and intermediate FF, and write FFs (last FF in chain), contribute timing signals to the bank free circuit and indicate whether a pulse is in the chain. All three FFs must be cleared to signal bank free, but their set states overlap to signal bank busy when a pulse is in the chain.

The bank free signal allows go control to respond to its back translation circuits and issue a bank go signal which sets the read FF to turn off the bank free signal.

STORAGE CYCLE TIMING

The following are the recommended times or timing durations for Central Memory in all 6000 series computers:

Strobe (time 75 ± 5 nsec)

This is measured on TP5 of the SE module, (see page 7). This time should be adjusted by varying the length of wire to pin 16 of the SG module.

Read-On(255 nsec \pm 5 nsec) before Strobe.

This is measured on pin 1 of the PU module. This time should be adjusted by varying the length of wire to pin 10 of the PU module and/or pin 2 of the GI module.


Read-Off (395 nsec ± 5 nsec) after the start of Read

This is measured on pin 1 of the PU module. This time should be adjusted by varying the length of wire to pin 11 of the PU module.

Write (355 nsec \pm 5 nsec) 3

340

This is measured on pin 24 of the PU module. This time should be adjusted by varying the length of wire to pin 19 of the PU module and/or pin 5 of the GI module. See also page 7.



DATA FLOW

DATA FLOW

In a read reference, the read word from the specified address flows from the storage modules to the data distributor and also back to the storage modules for restoration. The SE modules send the read word to the distributor and start the restore portion of the cycle. The restore FFs on these modules are cleared just before receiving the read word.


In a write reference, the read word from the specified address is sent to the data distributor and entered in the restore FFs of the SE modules. The restore FFs are cleared again to destroy the read word and reset with the write word which is stored in place of the read word during its normal restore cycle. The write control circuit and timing of stunt box tags direct the sequence.

WRITE CONTROL

Write control clears the restore FFs in the SE modules when writing in memory and thereby allows entry of the write word into the restore circuits.

A write signal from the stunt box enters the write control timing chain at the same time as the memory address is received in the input register of all memory chassis. The timing chain feeds a pulse to all chassis where they are fanned out and clear the restore FFs on the respective chassis SE modules. The delay time through the chain and format just exceeds the read access time and thereby destroys the read word immediately after it enters the SE restore FF. Effectively, the pulse in the timing chain runs in parallel with the pulse in the storage sequence control associated with the selected bank, but the write pulse from the timing chain fanout is emitted just after the bank merge pulse (which enters the read word in the SE restore FFs) from storage sequence control. Write pulses may enter the chain at minor cycle intervals and each is associated with a parallel operating storage sequence control.

The timing within the data distributor is such that a write word is sent to the SE modules slightly later than the SE modules sent the read word to the data distributor.



DATA DISTRIBUTOR

The data distributor distributes read and write words to and from CM. Read words are sent to CP control on chassis 5, CP registers on chassis 7 and 8, and to the PP on chassis 1.

Write words are accepted from CP control on chassis 5 (exchange jump or return jump instructions), CP register chassis 7 and 8 ($\rm X^{0-7}$ registers), or from the PP on chassis 1.


Address tags from the CP stunt box define the read or write cases and the origin or destination of the data.

STORAGE CYCLE TIMING

Inhibit On and Off

The inhibit should turn on at least 20 nsec before the start of the Write, and stay on at least 15 nsec after the end of the Write. The inhibit time is measured on pin 5 of the PZ module and is compared to the Write on pin 24 of the PU module. It should not be necessary to adjust the on time for the inhibit 30-50 nsec is the usual delay between inhibit-on and write-on. The off time is adjusted by varying the length of wire to pin 14 of C21, F21, M21, or P21 (clock working ranks).

The read pulse should be adjusted to obtain 395 nsec \pm 5 nsec.



READ DISTRIBUTOR

The read distributor accepts read words from the 8 CM chassis and routes them to the several destinations.

The distributor is organized on chassis 9, 10, 11 and 12 each of which handles 15 bits of the 60-bit word. Chassis cable limitations dictate the organization. The listing below shows the bits handled by each chassis.


CHASSIS	BITS
9	0-14
10	15-29
13	30-44
14	45-59

Chassis 13-16 each send the same 15-bit group to chassis 9-10-11 and 12. A read word from chassis 9 retains bits 0-14 but sends remaining bits in three groups to chassis 10, 13 and 14. Read words from chassis 10, 13 and 14 are handled similarly. Intra-chassis coaxial cables are

used on chassis 9, 10, 13 and 14 for their 15-bit portions so that timing is consistent with the chassis receiving the data.

Each read word is sent unconditionally from chassis 9, 10, 13 and 14 to chassis 5 (CP control) and chassis 7 and 8 (CP registers). A read peripheral tag from the stunt box is sent to chassis 10 and then on to chassis 9, 13 and 14. The tag gates the read word to the ${\hbox{\it C}}^5$ register in the read pyramid on PP chassis 1.

The read peripheral tag also enters a time delay chain and is returned to the PP as a resume signal. The resume sets the \mathbf{C}^5 full FF in the PP (after data word is in \mathbf{C}^5) to signal the presence of the read word. The same resume also clears the central busy FF to indicate to PP control that the address has been accepted by the stunt box and CM has delivered the word. This allows the PPs to proceed and send another address to the stunt box.



Bit	Module	Pin	TP	Module	Pin	TP	Bit	Module	Pin T	P Mod	ule	Pin	TP	Bit	Module	Pin	TP	Module	Pin	TP	B44	Madula	Pin	тР	Module	Pin	TI	
59	91142	28	6	14118	5	4	59	10 H2 4	28 6			17	4	59	II H42	28	6	14 11 8	10	3	Bit 59	Module 12H24	28	6	14118	11	3	_
58	-	8	2	17	5		58		8 2		17	ï	i	58		8	2	17		ĭ		121124	8	2		١٠,	3	
57		1	1	16	5	П	57		1 1	1	16		-	57		1	1	16			58 57			1	17 16			
56	9 1141	28	6	15	5		56	101123	28 6	1	15		-	56	HH41	28	6	15			56	12H23	1 28	6	15			
55		8	2	14	5		55		8 2	1	14	11	1	55		8	2	14				14.1123		1	i		II	
54		1	1	12	5		54	İ	1 1	1	12		-	54		1	1	12			55		8	2	14			
53	9 1140	28	6	11	5	П	53	10 H22	28 6	1	11		1	1	H H40	28	6	11			54	107700	1	1	12			
52		8	2	10	5		52	"	8 2	1	10		1	52		8	2	10			53	12H22	28	6	11		11	
51		1	1	09	5		51	1	1 1	1	09		1	51		1	1	09			52		8 1	2	09			
50	9 T H39	28	6	08	5		50	10 H21	28 6	1	08	11	1	50	11 H39	28	6	08			51 50	12H21	28	6	08		11	
49		8	2	05	5		49	l	8 2	1	05	11		49		-8	2	05			49	121121	8	2	05		11	
48		1	1	04	5		48	l	1 1	1	04		1	48		1	1	04			48		1	1	04			
47	9 H37	28	6	03	5		47	10 H19	28 6	1	03			47	11 H37	28	6	03		П	47	12H19	28	6	03			
46		8	2	02	5		46	1	8 2	1	02			46		8	2	02			46	Tenra	8	2	02			
45		1	1	01	5		45	1	1 1	1	01	17	-	45		1	1	01			45		1	1	01			
44	91136	28	6	13142	5	1	44	10H18	28 6	13	142	7		44	11 H36	28	6	13142	++	H	44	12H18	28	6	13 1 42	\vdash	++	
43		8	2	41	5		43	l	8 2		41	Π	ı	43		8	2	41			43	121110	8	2	41			
42		1	1	40	5		42		1 1	1	40			42		1	1	40			42		1	1	40			
41	9 H35	28	6	39	5	1	41	10 H17	28 6	1	39			41	11H35	28	6	39			41	12 H 17	28	6	39			
40		8	2	38	5		40		8 2	1	38			40		8	2	38		11	40	121,11	8	2	38			
39		1	1	36	5		39		1 1	1	36			39		1	1	36			39		1	1	36			
38	91134	28	6	35	5		38	10 H16	28 6	1	35		1	38	11 H34	28	6	35			38	12H16	28	6	35			
37		8	2	34	5		37		8 2		34		-	37		8	2	34		11	37	121110	8	2	34		11	
36		1	1	33	5		36		1 1		33		1	36		1	1	33			36		1	1	33		11	
35	9 H32	28	6	32	5		35	101114	28 6	1	32		1	35	11 H32	28	6	32			35	12H14	28	6	32			
34		8	2	29	5		34		8 2	1	29		-	34		8	2	29	Ш			12014	8	2	29			
33		1	1	28	5		33	1	1 1	1	28		1	33		1	1	28	Ш	П	34 33		1	1	28		11	
32	9 H31	28	6	27	5		32	10 H13	28 6	1	27		1	32	HH31	28	6	27			32	12H13	-	6	27			
31		8	2	26	5		31		8 2	1	26			31		8	2	26		Ш	31	121113	28 8	2	26			
30		1	1	25	5		30	l	1 1	1	25	Ш		30		1	1	25	10	3	30		i	1	25 25	*		,
29	9 H30	29	6	10118	17		29	10 H12	28 6	10	118	11	1	29	11H30	28	6	10 118		4	29	12H12	28	6	10I18	5	3	
28		8	2	17	1		28	1	8 2	1	17		1	28		8	2	17		П	28	121112	8	2	17	,	17	
27		1	1	16			27		1 1	1	16	Ш	İ	27		1	1	16			27		1	1	16			
26	9 H29	28	6	15			26	10 H11	28 6	1	15	11	1	26	11H29	28	6	15		П	26	12H11	28	6	15			
25		8	2	14			25	1	8 2		14			25		8	2	14		1	25		8	2	14			l
24		1	1	12			24		1 1	1	12		1	24		1	1	12		П	24		1	1	12			
23	9 H27	28	6	11			23	10 1109	28 6	1	11		1	23	n H27	28	6	11		11	23	12H09	28	6	11		11	
22		8	2	10			22		8 2	1	10			22		8	2	10			22	1200	8	2	10			
21		1	1	09			21	1 1	1 1	1	09			21		1	1	09			21		1	1	09			l
20	9 H26	28	6	08	11	- 11	20	10 HO8	28 6	1	08		1	20	HH26	28	6	08	Ш	1	20	12 H08	28	6	08			
19		8	2	05		Ш	19		8 2	1	05		1	19		8	2	05	Ш	П	19		8	2	05		11	
18		1	1	04		- 11	18	1 1	1 1	1	04		1	18		1	1	04	Ш	П	18		1	1	04		11	
17	9 H25	28	6	03		Ш	17	10H07	28 6		03			17	II H2 5	28	6	03		П	17	12H07	28	6	03		1 1	ĺ
16		8	2	02		Ш	16	1 1	8 2	1	02	11	1	16		8	2	02		11	16		8	2	02			
15		1	1	01	17	Ш	15		1 1	1	01	7	1	15		1	1	01	Ш	11	15		1	1	01			
14	9 H24	28	6	9142	7	71	14	10 1106	28 6	91	42	17	1	14	11 H2 4	28	6	9 142	+	Н	14	12H06	28	6	9142	\vdash	+	H
13		8	2	41	- 1 1	- 11	13	1	8 2	1	41	11		13		8	2	41	Ш	11	13		8	2	41		11	
12		1	1	40		- 11	12		1 1	1	40			12		1	1	40	Ш	11	12		1	1	40			
11	9 H22	28	6	39		-11	11	10 H04	28 6		39			11	# H22	28	6	39	Ш		11	12H04	28	6	39		11	
10		8	2	38		- 11	10		8 2	1	38	Ш		10		8	2	38	П	П	10		8	2	38		11	
9		1	1	36		-11	9		1 1	1	36	Ш		9		1	1	36			9		1	1	36		11	ĺ
8	9 H21	28	6	35		- 11	8	10Н03	28 6	1	35	Ш		8	HH21	28	6	35			8	12H03		6	35			
7		8	2	34		- 11	7		8 2	1	34			7		8	2	34	Ш	11	7	:	8	2	34			
6		ı	1	33		- 11	6	1	1 1	ł	33		1	6	N.	1	1	33	11	П	6		1	1	33		11	ĺ
5	91120	28	6	32		-11	5	10 1102	28 6	1	32			5	111120	28	6	32	Ш	H	5	12H02	28	6	32		11	ĺ
4		8	2	29		-	4		8 2		29			4		8	2	29	11	l	4		8	2	29			ĺ
3		1	1	28		- []	3		1 1	1	28	Ш		3		1	1	28			3		1	1	28			ĺ
2	9H19	28	6	27		-	2	10 1101	28 6	1	27			2	пН19	28	6	27	Ш		2	12H01	28	6	27			ĺ
1		8	3	26	1	11	1		8 2		26		1	1		8	2	26		Ll	1		8	2	26			L
0		1	1	25	7	4	0		1 1		- 1	17	4	0		1	1	1 1	19	¥	0		1	1	25	5	4	ļ
L,		·								/-				, 1					·		-		<u></u>				<u></u>	_
	Read			F	lead	-		Rea	a/Dist.		F	V lead			Re	ad/D	ist.	R	V ead			Read	/Dist			Read		
	Res	tore		Dis	tribut	tor		Re	store		Dis	trib	itor		R	estor	·e	Dis	tribut	or		Res	tore		Dia	tribu	nor	

Data Trunks
6613-D Central Memory
Read/Distribute/Restore (CH 9,10,11,12)
to Read Distribute (CH 9,10,13,14)
Sheet 1

REV. A 1-12

Bit	Module	Pin	TP	Module	Pin	тР	Bit	Module	Pin	TP	Module	Pin	TP	Bit	Module	Pin	ТР	Module	Pin	ТР
59	13H42	28	6	14/18	17	4	59	14H24	28	6	14118	9	3	59	15H42	28	6	14 I 18	15	3
58	*****	8	2	17	i	Ιi	58	111111	8	2	17	9	li	58		8	2	17	lï	lil
57		1	1	16			57		1	1	16	9		57		1	1	16	П	
56	13H41	28	6	15		11	56	14H23	28	6	15	9	П	56	15H41	28	6	15	П	
55		8	2	14			55		8	2	14	9		55		8	2	14		
54		1	1	12		11	54		1	1	12	9		54		1	1	12	Ш	
53	13H40	28	6	11			53	14H22	28	6	11	9		53	15 H40	28	6	11		
52		8	2	10			52		8	2	10	9		52		8	2	10		
51		1	1	09	Н		51		1	1	09	9		51		1	1	09	Ш	
50	13H39	28	6	80			50	14H21	28	6	08	9		50	15H39	28	6	08		
49		8	2	05			49		8	2	05	9		49		8	2	05	Ш	
48		1	1	04			48		ì	1	04	9		48		1	1	04	П	
47	13H37	28	6	03		11.	47	14H19	28	6	03	9		47	15H37	28	6	03	Ш	
46		8	2	02			46		8	2	02	9		46		8	2	02		
45		1	1	01		Ш	45		1	1	0.1	9		45		1	1	01	Ш	Ш
44	13H36	28	6	13142			44	14H18	28	6	13 H 42	9		44	15H36	28	6	13142		
43		8	2	41			43		8	2	41	9		43		8	2	41		
42		1	1	40			42		1	1	40	9		42		1	1	40		
41	13 H35	28	6	39			41	14H17	28	6	39	9		41	15H35	28	6	39		
40		8	2	38			40		8	2	38	9		40		8	2	38		'
39		1	1	36			39		1	1	36	.9		39		1	1	36		
38	14H34	28	6	35			38	14H16	28	6	35	9		38	15H34	28	6	35		
37		8	2	34			37		8	2	34	9		37		8	2	34		
36		1	1	33			36		1	1	33	9		36		1	1	33		
35	13H32	28	6	32			35	14H14	28	6	32	9		35	15H32	28	6	32		
34		8	2	29			34		8	2	29	9		34		8	2	29		
33	12772	1	1	28 27			33	1444.3	1	1	28 27	9		33	15H31	1	1	28		
32	13 H3 1	28 8	6	26			32	14H13	28 8	6 2	26	9		32	15031	2 8 8	6 2	27 26		Π
31		- 1	1	25		•	31		1	1	25	9		31 30		1	1	26 25		
30 29	13H30	28	6	10118	17	3	29	14H12	28	6	10118	9	+	29	15 H30	28	6	ЮІ18	H	+++
28	131130	8	2	17	11		28	144112	8	2	17	9		28	101100	8	2	17		
27		1	1	16	11		27		1	1	16	9		27		1	1	16		
26	13H29	28	6	15	11		26	14H11	28	6	15	9		26	15 H29	28	6	15		
25		8	2	14	11		25		8	2	14	9		25		8	2	14		
21		1	1	12	11		24		1	1	12	9		24		1	1	12		
23	13H27	28	6	11	11		23	14H09	28	6	11	9		23	15H27	28	6	11		
22		8	2	10	11		22		8	2	10	9		22		8	2	10	11.	
21		1	1	09	11		21		1	1	09	9		21		1	1	09	11'	
20	13H26	28	6	08	11		20	14H08	28	6	08	9		20	15H26	28	6	08		
19		8	2	05	11		19		8	2	05	9		19		8	2	05		
18		1	1	04	11		18		1	1	04	9		18		1	1	04		: I I
17	13H25	28	6	03	11		17	14H07	28	6	03	9		17	15H25	28	6	03		
16		8	2	02	11		16		8	2	02	9		16		8	2	02		
15		1	1	01	11	$\ \ $	15		l	1	01	9		15		1	1	01		Ш
14	13H24	28	6	9142	11		14	14H06	28	6	9142	9	\top	14	15H24	28	6	9 I42		
13		8	2	41	11	$\ \ $	13		8	2	41	9		13		8	2	41		
12		1	1	40	11		12		1	1	40	9		12		1	1	40		
11	13H22	28	6	39	11		11	14H04	28	6	39	9		11	15H22	28	6	39		
10		8	2	38	11		10		8	2	38	9		10		8	2	38		
9	1	1	1	36	11	$\ \ $	9		1	1	36	9		9		1	1	36		
8	13H21	28	6	35	11		8	14H03	28	6	35	9		8	15H21	28	6	35		
1		8	2	34	11		7		8	2	34	9		7		8	2	34		
6		1	1	33	11	$\ \ $	6		1	1	33	9		6		1	1	33		
5	13H20	28	6	32	11	$\ \ $	5	14H02	28	6	32	9		5	15H20	28	6	32		
•	l	8	2	29	11	Ш	4		8	2	29	9		4		8	2	29	1	
3		1	1	28	11	Ш	3		1	1	28	9		3		1	1	28		
2	13H19	28	6	27	11		2	14H01	28	6	27	9		2	15H19	28	6	27		
1	1	8	2	26	11		1		8	2	26	9	*	1		8	2	26	٧	1
0	1	1	1	25	11	3	°L		1	1	25	9	3	0		1	1	25	15	3
ì	Read/Dia				ead		_	Read/1	Dist/		- R	ead			Read/I)ist/		Rea	ıd	
	Restore			Dista	inute	ρΓ.		Resto	ге		Distri	butor	•		Resto	re -	_	Distri	butor	

Bit	Module	Pin	TP	Module	Pin	TP
59	16H24	28	6	14I18	19	4
58		8	2	17	1	
57		1	1	16		
56	16H23	28	6	15		
55		8	2	14		
54		1	1	12		
53	16H22	28	6	11		
52		8	2	10		
51		1	1	09		1
50	16H21	28	6	08		
49		8	2	05		
48		1	1	04		
47	16H19	28	6	03		
46		8	2	02		
45		1	1	01	H	\Box
44	16H18	28	6	13142		
43		8	2	41		
42		1	1	40		
41	16H17	28	6	39		
40		8	2	38		
39		1	1	36		
38	16H16	28	6 2	35		
37 36		8	1	34 33		
-		1 28	6			
35 34	16H14	28 8	2	32 29		
33		1	1	29		
32	16H13	28	6	28 27		
31	101113	8	2	26		
30		1	1	25	19	4
29	16H12	28	6	101 18	10	3
28	101112	8	2	17	ĭ	
27		1	1	16		
26	16H11	28	6	15		
25		8	2	14		
24		1	1	12		
23	16H09	28	6	11		
22		8	2	10		
21		1	1	09	П	
20	16H08	28	6	08		
19		8	2	05		
18		1	1	04		
17	16H07	28	6	03		
16		8	2	02	11	
15		1	1	01		
14	16H06	28	6	9142	П	
13		8	2	41		
12		1	1	40		
11	16H04	28	6	39		
10		8	2	38		
9		1	1	36		
8	16H03	28	6	35		
7		8	2	34		
6		1	1	33		
5	16H02	28	6	32		
4		8	2	29		
3		1	1	28		
2	16H01	28	6	27		
1		8	2	26	V	1
0		1	1	25	10	3

Read/Dist. Read Distributor

Data Trunks
6613-D Central Memory
Read/Distribute/Restore (CH 13, 14, 15, 16)
to Read Distributor (CH 9,10,13,14)
Sheet 2

REV. A 1-13


WRITE DISTRIBUTOR

The write distributor accepts words from the several sources and stores them in 1 of 8 memory chassis. The distributor is on chassis 4. The 60-bit word on chassis 4 is split into four 15-bit groups which are sent to chassis 13-16 respectively. Each of these chassis in turn sends (or stores) its 15-bit group to the other 7 chassis unconditionally.

A 3-to-1 fan-in on chassis 4 selects the proper word under control of the store tag from the stunt box which is established ahead of the data.

The word is then split and transmitted to chassis 13-16. The chassis 4 data registers and the tag FFs are cleared simultaneously.

One minor cycle after the register clear, a central write resume is sent to the PP to clear the central busy FF and allow the PPs to send another address to the stunt box.



Bit	Module	Pin	ТР	Module	Pin	ТР	Bit	Module	Pin	тР	Module	Pin	TP	Bit	Module	Pin	тР	Module	Pin	тР	Bit	Module	Pin	тР	Module	Pin	ТР	Bit	Module	Pin	тР	Module	Pin	тР
59	4A17	24	6	16103	7	3	59	16116	18	4	91142	24	6	59	16116	20	4	101124	24	6	59	16116	22	5	111142	24	6	59	16116	24	5	121124	24	6
58		26	5		6	2	58		9	2		19	2	58		7	2		19	2	58	l	13	3		19	2	58		11	3		19	2
57		28	4		4	1	57		3	1		2	1	57	10115	5	1	10000	2	1	57 56	16115	26	6 5	111141	24	1	57 56	16[15	28 24	6 5	121123	2 24	1 6
56 55		5	3 2	16102	27 25	5	56 55	16115	18	4 2	91141	24 19	6	56 55	16115	20 7	4 2	10H23	24 19	6 2	55	16115	22 13	3	111141	19	6	55	10113	11	3	121123	19	2
54		7	1		22	4	54		3	1		2	1	54		5	1		2	1	54		26	6		2	1	54		28	6		2	1
53	4A16	24	ā		7	3	53	16[14	18	4	91140	24	6	53	16114	20	4	10H22	24	6	53	16114	22	5	111140	24	6	53	16114	24	5	121122	24	6
52		26	5		6	2	52		9	2		19	2	$\bar{5}2$		7	2		19	2	52	1	13	3		19	2	52		11	3		19	2
51		28	4		4	1	51		3	1		2	1	51		5	1		2	1	51	, , , , ,	26	6	111770	2	1	51	10110	28	6	121121	2 24	6
50 49		5	3 2	16101	27 25	5	50 49	16113	18 9	4 2	91139	24 19	6 2	50 49	16113	20 7	4 2	101121	24 19	6 2	50 49	16[13	13	5	111139	24 19	6 2	50 49	16113	24 11	5	121121	19	2
48		7	1		22	4	48		3	1		2	1	48		5	1		2	1	48	1	26	6		2	1	48		28	6		2	1
47	4A15	24	6		7	3	47	16112	18	4	9H37	24	6	47	16112	20	4	101119	24	6	47	16112	22	5	111137	24	6	47	16112	24	5	121119	24	6
46		26	5		6	2	46		9	2		19	2	46		7	2		19	2	46	1	13	3		19	2	46		11	3		19	2
45		28	4		4	1	45		3	1		2	1	45		5	1		2	1	45		26	6		2	1	45		28	6		2	1
44		1	3	15140	7	3	44	15136	20	4	9 H36	24	6	44	15136	18	4	101118	24	6	44	15136	24	5 3	111136	24 19	6	44 43	15136	22	5 3	121118	24 19	6
43		5	2		6	2	43 42		7 5	2		19	2	43 42		9	2		19	1	43 42		11 28	6		2	2	42		13 26	6		2	2
41	4A14	24	6	15[39	27	6	41	15135	20	4	9H35	24	6	41	15135	18	4	10H17	24	6	41	15135	24	5	11H35	24	6	41	15135	22	5	121117	24	6
40		26	5		25	5	40		7	2		19	2	40		9	2		19	2	40		11	3		19	2	40		13	3		19	2
39		28	4		22	4	39		5	1		2	1	39		3	1		2	1	39		28	6		2	1	39		26	6		2	1
38		1	3		7	3	38	15134	20	4	9H34	24	6	38	15134	18	4	101116	24	6	38	15134	24	5	11H34	24	6	38	15134	22	5	121116	24	6
37		5	2		6	2	37		7 5	2		19	2	37		9	2		19 2	2	37 36		11 28	3 6		19 2	2	37 36		13 26	3		19	2 1
36 35	4A13	7 24	6	15[38	4 27	6	36 35	15[33	20	4	9H32	2 24	1 6	36 35	15133	18	4	10H14	24	6	35	15133	24	5	11H32	24	6	35	15133	22	5	121114	24	6
34		26	5	10100	26	5	34	10,00	7	2	01102	19	2	34		9	2		19	2	34		11	3		19	2	34		13	3		19	2
33		28	4		22	4	33		5	1		2	1	33		3	1		2	1	33		28	6		2	1	33		26	6		2	1
32		1	3		7	3	32	15132	20	4	9H31	24	6	32	15132	18	4	10H13	24	6	32	15132	24	5	11H31	24	6	32	15132	22	5	12H13	24	6
31		5	2		6	2	31		7	2		19	2	31		9	2		19	2	31		11	3 6		19	2	31 30		13	6		19	2
30 29	4A12	24	6	12103	7	3	30 29	12I11	5 18	4	91130	24	6	30 29	12111	20	4	10H12	24	6	30 29	12[11	28	5	11H30	24	6	29	12111.	26 22	5	12H12	24	6
28	123 4 40	26	5	1210,0	6	2	28	-	9	2	51100	19	2	28	10.11	7	2	101111	19	2	28		11	3		19	2	28		13	3		19	2
27		28	4		4	1	27		3	1		2	1	27		5	1		2	1	27		28	6		2	i	27		26	6		2	1
26		1	3	12102	27	6	26	12110	18	4	9H29	24	6	26	12110	20	4	10H11	24	6	26	12110	24	5	11H29	24	6	26	12110	22	5	12H11	24	6
25		5	2		. 25	5	25		9	2		19	2	25		7	2		19	2	25]	11	3		19	2	25		13	3		19	2
24 23	4A11	7 24	1 6		22 7	3	24 23	12109	3 18	1 4	9H27	2 24	6	24 23	12109	5 20	1 4	10H09	2 24	6	24 23	12109	28 24	5	11H27	24	6	24 23	12109	26 22	5	12H09	24	1 6
22	TAIL	26	5		6	2	22	12103	9	2	31121	19	2	22	12100	7	2	101103	19	2	22	12100	11	3		19	2	22	12100	13	3	12.100	19	2
21		28	4		4	1	21		3	1		2	1	21		5	1		2	1	21	1	28	6		2	1	21		26	6		2	1
20		1	3	12101	27	6	20	12108	18	4	91126	24	6	20	12108	20	4	10H08	24	6	20	12108	24	5	11H26	24	6	20	12108	22	5	121108	24	6
19		5	2		23	5	19		9	2		19	2	19		7	2		19	2	19	į	11	3		19	2	19		13	3		19	2
18 17	4A10	7 24	1 6		22 7	3	18	12107	3 18	1 4	91125	2 24	6	18	12107	5 20	1 4	10H07	2 24	6	18 17	12107	28 24	5	11H25	24	6	18 17	12107	26 22	5	121107	2 24	6
16	4A10	26	5		6	2	16	12101	9	2	31123	19	2	16	12101	7	2	101101	19	2	16	1210.	11	3	111120	19	2	16	1210.	13	3	121101	19	2
15		28	4		4	1	15		3	1		2	1	15		5	1		2	1	15		28	6		2	1	15		26	6		2	1
14		1	3	11140	7	3	14	11131	24	5	9H24	24	6	14	11131	20	4	10H06	24	6	14	11131	22	5	11H24	24	6	14	11131	18	4	121106	24	6
13		5	2		6	2	13		11	3		19	2	13		7	2		19	2	13		13	3		19	2	13		9	2		19	2
12	44.00	7	1	11100	4	1 e	12	11790	28	6	กนอง	2	1 6	12	11130	5	1 4	101104	2 24	6	12 11	11130	26 22	5	11H22	24	1 6	12 11	11130	3 18	1 4	121104	24	6
11	4A09	24 26	6 5	11139	27 25	6	11	11130	24 11	5	9H22	24 19	6	11	11120	20 7	2	101104	19	2	10	11130	13	3	111122	19	2	10	11130	- 1	2	121104	19	2
9		28	4		22	4	9		28	6		2	1	9		5	1		2	1	9		26	6		2	1	9		3	1		2	1
8		1	3		7	3	8	11129	24	5	9H21	24	6	ដ	11129	20	4	101103	24	6	8	11129	22	5	11H21	24	6	8	11129	18	4	1,21103	24	- 6
7		5	2		6	2	7		11	3		19	2	7		7	2		19	2	7		13	3		19	2	7		9	2		19	2
6		7	1		4	1	6		28	6		2	1	6		5	1	101100	2	1	6	1,1100	26	6	111110	2	1	6	11120	1	1	191109	2	1 6
5	4A 08	24	6	11138	27	6	5	11128	24	5	91120	24	6	5 4	11128	20 7	4 2	10H02	24 19	6 2	5 4	11128	22 13	5	11H20	24 19	8	5 4	11128	18	4 2	121102	24 19	6 2
3		26 28	5 4		25 22	4	3		11 28	6		19 2	1	3		5	1		19	1	3		26	6		2	1	3		3	1		2	1
2		1	3		7	3	2	11127	24	5	9H19	24	6	2	11127	20	4	101101	24	6	2	11127	22	5	111119	24	6	2	11127	18	4	121101	24	6
1		5	2		6	2	1		11	3		19	2	1		7	2		19	2	1	1	13	3		19	2	1		9	2		19	2
0		7	1		4	1	0		28	6		2	1	0		5	1		2	1	0	L	26	6	<u>l</u>	2	1	0		3	1	D . 1/	2	1
	Write Dist							Store Dist			Read/ Dist/				Store Dist			Read/ Dist/				Store Dist			Read/ Dist/				Store Dist			Read/ Dist/		
											Restor	е						Restore							Restore	?						Restore		

Data Trunks 6613-D Central Memory

Store Distributor (CH 4) to Write Distributor (CH 11, 12, 15, 16)

Read Distributor to Store-Distribute (CH 9, 10, 11, 12)

Sheet 1

PAGE 1-16 REV P

Bit	Module	Pin	TP	Module	Pin	TP	Bit	Module	Pin	TP	Module	Pin	ТР	Bit	Module	Pin	TP	Module	Pin	TP	Bit	Module	Pin	тР	Module	Pin	тР	Bit	Module	Pin	ΤP	Module	Pin	TP
59	4A17	24	ö	16103	7	3	59	16111	18	-1	13H42	24	6	59	16111	20	4	141124	24	6	59	16111	22	5	151142	24	6	59	16111	24	5	161124	24	6
â8		26	5		6	2	58		9	2		19	2	58		7	2		19	2	58		13	3		19	2	58		11	3		19	2
57		28	4	16102	4 27	6	57 se	16110	3 18	4	131141	2 24	6	57 56	16110	5 20	4	141123	24	6	57 56	16110	26 22	6 5	151141	2 24	6	57 56	16110	28 24	6 5	161123	24	6
56 55		ı 5	3 2	10102	25	á	56 55	10110	9	2	131141	19	2	55	10110	7	2	1 11120	19	2	55	10110	13	3		19	2	ãá		11	3		19	2
54		7	1		22	4	54		3	1		2	1	54		5	1		2	1	54		26	6		2	1	54		28	6		2	i
53	4A16	24	6		7	3	53	16109	18	4	131140	24	6	53	16109	20	4	141122	1	6	53	16109	22	5	151140	24	6	53	16109	24	5	161122	24	6
52		26	ā		6	2	52		9	2		19	.2	52		7	2		19	2	52		13	3		19	2	52		11	3		19	2
51		28	4	16101	4 27	l û	51 50	16108	3 18	1 4	131139	24	6	51 50	16[08	5 20	1	141121	24	6	51 50	16108	26 22	6 5	151139	2 24	6	51 50	16108	28 24	6 5	161121	24	6
50 49		1 5	3 2	10101	25	5	49	10100	9	2	131133	19	2	49	10100	7	2	1	19	2	49	10,00	13	3	101100	19	2	49	10,00	11	3		19	2
48		7	1		22	4	48		3	1		2	ı	48		5	1		2	1	48		26	6		2	1	48		28	6		2	1
47	4A 15	24	6		7	3	47	16107	18	-1	131137	24	6	47	16107	20	4	14H19	24	6	47	16107	22	5	151137	24	6	47	16107	24	5	16H19	24	6
16		26	5		6	2	46		9	2		19	2	46		7	2		19	2	46		13	3		19	2	46		11	3 6		19	2
45 44		28	- 1 -3	15140	7	3	45 44	15131	3 18	1	131136	24	6	15 44	15131	5 20	1	1-11118	24	6	45 44	15131	26	5	151136	24	6	45 44	15131	28 24	5	161118	24	6
43		5	2	13140	6	2	43	13131	9	2	131130	19	2	43	10101	7	2		19	2	43	10101	13	3	101100	19	2	43	1010.	11	3		19	2
42		7	1		4	1	42		3	1		2	1	42		5	1		2	1	42		26	6		2	1	42		28	6		2	1
41	4A14	24	6	15139	27	6	41	15130	18	4	13H35	24	6	41	15130	20	4	14817	24	6	41	15130	22	5	151135	24	6	41	15130	24	5	161117	24	6
40		26	ŝ		25	5	40		9	2		19	2	40		7	2	l	19	2	40		13	3		19	2	40		11	3		19	2
39		28	4		22	4	39	15130	3	1	131134	2	1	39 38	15129	5 20	4	14H16	24	6	39 38	15129	26	6 5	15H34	2 24	6	39 38	15129	28 24	6 5	161116	2 24	6
38 37		í	3 2		7 6	3 2	38 37	15129	18	4	131134	24 19	6 2	37	13129	7	2	141110	19	2	37	13129	22 13	3	131134	19	2	37	15125	11	3	101110	19	2
36		7	1		4	1	36		3	1		2	1	36		5	1		2	1	36		26	6		2	1	36		28	6		2	1
35	4A13	24	6	15138	27	6	35	15128	18	4	13H32	24	6	35	15128	20	4	141114	24	6	35	15128	22	5	15H32	24	6	35	15128	24	5	161114	24	6
34		26	5		25	5	34		9	2		19	2	34		7	2		19	2	34		13	3		19	2	34		11	3		19	2
33		28	4		22	4	33		3	1		2	1	33		5	1		2	1	33		26	6		2	1	33		28	6		2	1
32		1	3		7 6	3	32	15127	18	2	13H31	24 19	6 2	32 31	15127	20 7	4 2	14)/13	24 19	6 2	32	15127	22	5	15H31	24 19	6	32 31	15127	24 11	5 3	161113	24 19	6
31 30		5	1		4	2 1	31 30		3	1		2	i	30		5	1		2	1	31 30		13 26	6		2	1	30		28	6		2	1
29	4A 12	24	6	12103	7	3	29	12116	24	5	13H30	24	6	29	12(16	22	5	14H12		6	29	12116	18	4	15H30	24	6	29	12116	20	4	16H12	24	6
28	,	26	5	` ,	6	2	28		11	3		19	2	28	,	13	3		19	2	28		9	2		19	2	28		7	2		19	2
27		28	4		4	1	27		. 28	6		2	1	27		26	6		2	1	27	3 6	3	1		2	1	27		5	1		2	1
26		1	3	12102	27	6	26	12115	24	5	13H29	24	6	26	12115	22	5	14f111	24	6	26	12115	18	4	15H29	24	6	26	12115	20	4	161111	24	6
25 24		5 7	2		25 22	5 4	25 24		11 28	3 6		19 2	2	25 24		13 26	3 6		19	2	25 24		9	2		19	2	25 24		7 5	2		19	1
23	4A11	24	6		7	3	23	12[14	24	5	13H27	24	6	23	12114	22	5	14H09	24	6	23	12114	18	4	15H27	24	6	23	12[14	20	4	161109	24	6
2.2		26	5		6	2	22		11	3		19	2	22		13	3		19	2	22		9	2		19	2	22		7	2		19	2
21		28	4		-1	1	21		28	6		2	1	21		26	6		2	1	21	l	3	1		2	1	21		5	1		2	1
20		1	3	12101	27	6	20	12113	24	5	13H26	24	6	20	12113	22	5	141108	24	6	20	12113	18	4	151126	24	6	20	12113	20.	4	161108	24	6
19		5	2		25	5	19		11	3		19	2	19		13	3		19	2	19		9	2		19	2	19		7	2		19	2
18	4A10	7 24	1 6		22 7	3	18 17	12[12	28 24	5	131125	2 24	6	18 17	12[12	26 22	6 5	141107	24	6	18 17	12[12	3 18	4	15H25	2 24	6	18	12(12	5 20	1	161107	24	6
16	47.10	26	5		6	2	16	12112	11	3	101120	19	2	16	12112	13	3	111101	19	2	16	12112	9	2	131123	19	2	16	12(12	7	2	101101	19	2
15		28	4		4	1	15		28	6		2	1	15		26	6		2	1	15		3	1		2	1	15		5	1		2	1
14		1	3	11[40	7	3	14	11136	24	5	13H24	2-1	6	14	11136	22	5	14H06	24	6	14	11136	18	4	151124	24	6	14	11136	20	4	161106	24	6
13		5	2		6	3	13		11	3		19	2	13		13	3		19	2	13		9	2		19	2	13		7	2		19	2
12	1000	7	1	1100	4	1	12	11135	28	6	191199	2 24	1	12	11135	26	6	141104	24	1	12	,,,,,,	3	1		2	1	12	11135	5	1	161104	2	6
11 10	4A 09	24 26	5	11139	27 25	6 5	11 10	11135	24 11	5	13H22	19	6	1 i 10	11133	22 13	5 3	141104	19	6 2	11 10	11135	18	4 2	15H22	24 19	6	11	11133	20 7	4 2	101104	24 19	2
9		28	4		22	4	9		28	6		2	1	9		26	6		2	1	9		3	1		2	1	9		5	1		2	1
8		1	3		7	3	8	11134	24	5	13H21	24	6	8	11134	22	5	141103	24	6	่	11134	18	4	15H21	2-1	6	8	11134	20	4	161103	24	6
7		5	2		б	2	7		11	3		19	2	7		13	3		19	2	7		9	2		19	2	7		7	2		19	2
6		7	1		4	1	6	,,	28	6	,,,,,,	2	1	6	1,1100	26	6	1.1000	2	1 0	6	1,,	3	1		2	1	6	.,	i an	1		2	1
· 5	1A 08	24 26	5	11138	27 25	5	5 4	11133	24 11	5 3	13H20	24 20	6	5 4	11133	22 13	5 3	141102	24 19	6	5 4	11133	18 9	4 2	151120	24 19	6	5 4	11133	20 7	4 2	161102	24 19	6
3		28	4		22	4	3		28	6		20	1	3		26	6		2	1	3		3	1		2	1	3		, 5	1		2	1
2		1	3		7	3	2	11132	24	ā	13H19	24	6	2	11132	22	5	141101	1	6	2	11132	18	4	15H19	24	6	2	11132	20	4	161101	24	6
1		5	2		6	2	1		11	3		19	2	1		13	3		19	2	1		9	2		19	2	1		7	2		19	2
0		7	1		4	1	0		28	6		2	1	U		26	6	L	2	1	0	L	3	1		2	1	0	L	5	ì		2	1
	Write Dist						1	Store Dist			Read/ Dist/				Store Dist			Read/ Dist/				Store Dist			Read/ Dist/				Store Dist			Read/ Dist/		
											Restore				2131			Restore	:			-			Restore				Dist			Restore		


Data Trunks 6613-D Central Memory

Store Distributor (CH 4) to Write Distributor (CH 11, 12, 15, 16)
Store Distributor to Read-Distribute-Restore (CH 13, 14, 15, 16)

Sheet 2

PAGE 1-17 NEVE

· ·			*		



NOTES:

- I. STORAGE CYCLE TIMING IS TYPICAL FOR ALL MEMORY CHASSIS (CHASSIS 10, BANK OO LOCATIONS AND TP'S SHOWN).
- (2) READ/WRITE DRIVE TIMES SHOWN ARE THAT OF OUTPUT PINS ON 10F14

THIS SHEET IS IDENTICAL TO CENTRAL MEMORY (65K) PAGE 15

CONTROL DATA
CORRORATION
DEVELOPMENT
DIVISION

CENTRAL MEMORY
STORAGE CYCLE TIMING


6613-D

BIZE DRAWING NO.
C 60246600 A

SHEET. 45 PAGE 1-19

PART 2

CENTRAL MEMORY (65 K)



PART 2

CENTRAL MEMORY (65K)

CONTENTS

Page	
2-0	Central Memory
2-2	Go Control
2-3	Go Control, Accept Control
2-4	Storage Sequence Control
2-5	Storage Sequence Control
2-6	Data Flow
2-7	Data Flow/Write Control
2-8	Data Distributor
2-9	Data Distributor
2-10	Read Distributor
2-11	Read Distributor
2-12	Write Distributor
2-13	Write Distributor
2-14	Write Distributor Test Points
2-15	Storage Cycle Timing

CENTRAL MEMORY

ADDRESSING

The CP programs are stored in CM, and all PPs may use CM for supplementary storage or inter-communication control. Thus CM addresses are generated by the CP and all PPs.

Each processor sends a CM address to a common address clearing house, or stunt box, from where they are sent on to CM. The stunt box can accept addresses from the several sources at 100-nsec intervals (maximum rate) on a priority basis and in turn issue one address every 100 nsec to CM.

An address goes to all banks of CM for decoding, and the referenced bank returns an accept signal to the stunt box if the bank is not busy (free) with a previous reference. The stunt box saves each address that it sends to CM in a hopper mechanism, and, if the address is not accepted, it is recovered from the hopper and re-issued to CM and again saved. The issue-save cycle repeats until an accept is received to void the hopper address. Up to three addresses can be saved in the hopper. However, an address is always accepted within 2000 nsec (worst case because of bank conflict) of the first time it is issued.

DATA DISTRIBUTION

Data to and from CM is distributed from a data distributor. The word from a read reference goes from CM to the data distributor and then to the requesting processor. A word to be stored during a write reference goes from the processor to the data distributor to CM. The distributor can transfer a word to or from CM every 100 nsec. A store word goes to all banks of CM, but separate storage control mechanisms for each bank ensure that the word is stored in the proper bank.

The distributor routes data to and from proper origins and destinations as directed by control information or tags received from the stunt box. The tags are entered in the stunt box along with each address and serve to identify the address sender, origin or destination of data, and nature of the address, e.g., read, write, or PP exchange jump. The stunt box sends the tags to the data distributor (and to destinations in the processors for read references) when an address is accepted, and the distributor accomplishes the data transmission. For write references, the data source sends the word to the distributor, where it is held temporarily before it is stored.

STORAGE

The many banks of storage in CM are evenly distributed on 4 chassis in the computer. There are four banks per chassis.


The circuit organization allows the four banks to operate independently and be phased into operation at 100-nsec intervals, which corresponds to the maximum rate at which the stunt box issues addresses. A chassis input register receives the 17-bit address from the stunt box and distributes the 12-bit address to 1 of 4 storage address registers associated with the four banks. Hence 16 consecutive addresses referencing 16 separate banks may be accepted at 16 consecutive minor cycle intervals and result in a data word flowing to or from CM in 16 consecutive minor cycle intervals. The independent controls for each bank and treatment of the address and data word ensure that only one bank is in a given time segment of its 1000 nsec storage cycle at any one time. At least one minor cycle separates the storage cycle of all banks.

A word read from any bank is sent to a common temporary storage register and to the data distributor by a common path. A word to be restored is then sent to a write register by way of a buffer register. The write register sends the word to 1 or 4 restoration registers for restoring in the proper bank.

A word from the data distributor during a write reference goes to the temporary storage register on all chassis and then follows the restore path for writing in memory. Only one of the many banks is in the proper time spot in its storage cycle to store the word received, and this bank is the one associated with the write address.

A go signal with each address from the stunt box allows a group of four banks (one chassis) to recognize and translate the bank bits. The referenced bank, if not busy, sends an accept to the stunt box and starts 1 of 4 storage sequence control circuits, which in turn direct the 1000 nsec storage cycle for the selected address.

A write signal may also accompany each address from the stunt box. It distinguishes read and write references and controls the path to the restoration registers. The CM uses the same 12-bit storage module as used in the PPs, but five are driven in parallel to hold the 60-bit word.



GO CONTROL (65K)

A go control circuit is associated with each chassis (four banks) of CM. The circuit has several functions.

- Recognize an address from the stunt box and determine if it is located in an associated bank.
- 2. Sends an accept to the stunt box if the address is valid and the bank if free.
- Starts the 1000 nsec storage cycle to read or store the word at the selected address.

No accept is sent to the stunt box if the selected bank is executing a storage cycle from a previously issued address (bank busy case). The address is ignored in this case. The time of address issue from the stunt box and the time the accept should be received back at the stunt box is 200 nsec, and this time is used by the stunt box to determine if the address has been accepted. An accept at the proper time voids reissue of the address; otherwise address reissue continues until the accept is received.

BANK SELECTION

The go signal accompanying each address signals all CM go control circuits to search the bank selection bits and determine if the 12-bit address is located in one of its associated banks. A translator circuit in each go control translates the lower five bits of the address, stores the selection in a FF (one FF for each bank), sends the accept, and starts the storage sequence control circuit to start the storage cycle.

The five bits provide 16 unique codes, one for each bank. The upper three bits select 1 of 4 chassis and the lower two bits 1 of 4 banks on the chassis.


The 17-bit address and bank quantity is stored in an input FF register. Before an address is received, a clock pulse presets the upper three of the five bank bits to the complement of the quantity it should recognize. Thus, for a zero chassis selection (physical chassis 3), the upper three bits are preset to 111XX, the complement of 000XX. A 000XX bank code then is necessary to complete the go FF output gate, which in turn allows recognition of the lower two bits of the bank selection.

Four unique translations are made from the lower two bits of the bank selection bits and stored in separate FFs. A go from the 1 of 8 translator, a bank free condition from the storage sequence control circuit, and a clock pulse gates the 1 of 4 storage and turns on the accept signal. The set FF then starts an associated storage sequence control circuit.

ACCEPT CONTROL

The accept signal indicates a bank is free and has accepted the address in its chassis input register. The time interval from address issue from the stunt box to receipt of the accept in the stunt box allows the stunt box to determine if the address has been accepted. If so, the address in the stunt box hopper is destroyed, and address tags are sent from the stunt box to the data distributor and other areas to tell the address sender to send its data word (write reference) or be ready for receipt of the word read (read reference).

One accept is associated with each chassis for a maximum of eight signals. All are combined in a common OR circuit which feeds the stunt box. Since an address may be sent each 100 nsecs, an accept may be sent to the stunt box every 100 nsecs, with each accept delayed from its associated address by 200 nsecs.



STORAGE SEQUENCE CONTROL

Storage sequence control responds to a bank go condition from go control and generates a series of timing signals which direct the basic cycle of the storage module. In general, the circuit establishes the bank free condition, makes the address available to the storage module, and then issues read, sense, start and end inhibit, bank merge, and write drive signals to sequence reading and writing. The sense signal samples the differential amplifier which receives the data word read out on the double-ended sense lines from storage. The signals time the basic pulse sequence of the 1000 nsec storage cycle. The storage module discussion details the circuits which respond to the address and read and write drive signals, and thereby make the read word available on the sense lines, or store the word to be written or restored in memory.

TIMING CHAIN

The timing chain is a series chain of FFs whose outputs drive slave inverters, which in turn supply the various signals to sequence reading and writing in CM. A pulse enters the chain and is transferred to successive FFs at 50 nsec intervals. A bank go signal sets the read FF to start the sequence. Each FF is set for 400 nsecs; slave inverters from set and cleared FFs in the chain are combined to establish timed gating signals for the various drive signals.

BANK FREE

The bank free condition is established when all FFs in the chain are cleared, i.e., no pulse is travelling down the chain. The read FF, an intermediate FF, and write FFs (last FF in chain), contribute timing signals to the bank free circuit and indicate whether a pulse is in the chain. All three FFs must be cleared to signal bank free, but their set states overlap to signal bank busy when a pulse is in the chain.

The bank free signal allows go control to respond to its back translation circuits and issue a bank go signal which sets the read FF to turn off the bank free signal.

STORAGE CYCLE TIMING

The following are the recommended times or timing durations for Central Memory in all 6000 series computers:

Strobe (time 75 ± 5 nsec)

This is measured on TP5 of the SE module, (see page 7). This time should be adjusted by varying the length of wire to pin 16 of the SG module.

Read-On (255 nsec ± 5 nsec) before Strobe.


This is measured on pin 1 of the PU module. This time should be adjusted by varying the length of wire to pin 10 of the PU module and/or pin 2 of the GI module.

Read-Off (395 nsec ± 5 nsec) after the start of Read.

This is measured on pin 1 of the PU module. This time should be adjusted by varying the length of wire to pin 11 of the PU module.

Write (355 nsec \pm 5 nsec)

This is measured on pin 24 of the PU module. This time should be adjusted by varying the length of wire to pin 19 of the PU module and/or pin 5 of the GI module. (See also page 7).



DATA FLOW

In a read reference, the read word from the specified address flows from the storage modules to the data distributor and also back to the storage modules for restoration. The SE modules send the read word to the distributor and start the restore portion of the cycle. The restore FFs on these modules are cleared just before receiving the read word.


In a write reference, the read word from the specified address is sent to the data distributor and entered in the restore FFs of the SE modules. The restore FFs are cleared again to destroy the read word and reset with the write word which is stored in place of the read word during its normal restore cycle. The write control circuit and timing of stunt box tags direct the sequence.

WRITE CONTROL


Write control clears the restore FFs in the SE modules when writing in memory and thereby allows entry of the write word into the restore circuits.

A write signal from the stunt box enters the write control timing chain the same time as the memory address is received in the input register of all memory chassis. The timing chain feeds a pulse to all chassis where they are fanned out and clear the restore FFs on the respective chassis SE modules. The delay time through the chain and format just exceeds the read access time and thereby destroys the read word immediately after it enters the SE restore FF. Effectively, the pulse in the timing chain runs in parallel with the pulse in the storage sequence control associated with the selected bank, but the write pulse from the timing chain fanout is emitted just after the bank merge pulse (which enters the read word in the SE restore FFs) from storage sequence control. Write pulses may enter the chain at minor cycle intervals and each is associated with a parallel operating storage sequence control.

The timing within the data distributor is such that a write word is sent to the SE modules slightly later than the SE modules send the read word to the data distributor.



CENTRAL MEMORY SENSE BIAS CIRCUIT



DATA DISTRIBUTOR

The data distributor distributes read and write words to and from CM. Read words are sent to CP control on chassis 5, CP registers on chassis 7 and 8, and to the PP on chassis 1.

Write words are accepted from CP control on chassis 5 (exchange or return jump instructions), CP register chassis 7 and 8 ($\rm X^{0-7}$ registers), or from the PP on chassis 1.


Address tags from the CP stunt box define the read or write cases and the origin or destination of the data.

STORAGE CYCLE TIMING

Inhibit On and Off

The inhibit should turn on at least 20 nsec before the start of the Write, and stay on at least 15 nsec after the end of the Write. The inhibit time is measured on pin 5 of the PZ module and is compared to the Write on pin 24 of the PU module. It should not be necessary to adjust the on time for the inhibit 30-50 nsec is the usual delay between inhibit-on and write-on. The off time is adjusted by varying the length of wire to pin 14 of C21, F21, M21, or P21 (clock working ranks).

The read pulse should be adjusted to obtain 395 nsec \pm 5 nsec.



READ DISTRIBUTOR

The read distributor accepts read words from the $4\ CM$ chassis and routes them to the several destinations.


The distributor is organized on chassis 9 and 10 each of which handles 30 bits of the 60-bit word. Chassis cable limitations dictate the organization. The listing below shows the bits handled by each chassis.

CHASSIS	BITS
9	0-14, 30-44
10	15-29, 45-59

Chassis 11-12 each send the same 30-bit group to chassis 9 and 10. A read word from chassis 9 retains bits 0-29 but sends remaining bits to chassis 10. Read words from chassis 10 are handled similarly. Intra-chassis coaxial cables are used on chassis 9 and 10 or their 30-bit portions so that timing is consistent with the chassis receiving the data.

Each read word is sent unconditionally from chassis 9 and 10 to chassis 5 (CP control) and chassis 7 and 8 (CP registers). A read peripheral tag from the stunt box is sent to chassis 4 and then on to chassis 8. The tag gates the read word to the ${\rm C}^5$ register in the read pyramid on PP chassis 1.

The read peripheral tag also enters a time delay chain and is returned to the PP as a resume signal. The resume sets the \mathbf{C}^5 full FF in the PP (after data word is in \mathbf{C}^5) to signal the presence of the read word. The same resume also clears the central busy FF to indicate to PP control that the address has been accepted by the stunt box and CM has delivered the word. This allows the PPs to proceed and send another address to the stunt box.




WRITE DISTRIBUTOR

The write distributor accepts words from the several sources and stores them in 1 of 4 memory chassis. The distributor is on chassis 4. The 60-bit word on chassis 4 is split into two 30-bit groups which are sent to chassis 11-12 respectively. Each of these chassis in turn sends (or stores) its 30-bit group to the other 2 chassis unconditionally.

A 3-to-1 fan-in on chassis 4 selects the proper word under control of the store tag from the stunt box which is established ahead of the data. The word is then split and transmitted to chassis 9-10. The chassis 4 data registers and the tag FFs are cleared simultaneously.


One minor cycle after the register clear, a central write resume is sent to the PP to clear the central busy FF and allow the PPs to send another address to the stunt box.



Bit	Module	Pin	TP	Module	Pin	TP	Bit	Module	Pin	TP	Module	Pin	TP	Bit	Module	Pin	TP	Module	Pir	TP	Bit	Module	Pin	TP	Module	Pin	TP	Bit	Module	Pin	TP	Module	Pin	TP
59	4A17	24	6	12105	27	6	59	12116	18	4	9H42	24	6	59	12[16	20	4	101124	24	6	59	12116	22	5	111142	24	6	59	12116		5	121124	1 1	6
58		26	5		25	5	58		9	2		19	2	58		7	2		19	2	58	ļ	13	3.		19	2	58		11	3		1	2
57		28	4		22	4 3	57	1,,,,,,,	3	4	6041	24	6	57	12115	5	1 4	101123	24	6	57 56	12[15	26 22	5	111141	24	6	57 56	12[15	28 24	5	121123	2 24	6
56 55		5	2		6	2	56 55	12115	18	2	91141	19	2	56 55	12115	20	2	101123	19	2	55	12110	13	3		19	2	55		11	3	151120	1	2
54		7	1		4	1	54		3	1		2	1	54		5	1		2	1	54		26	6		2	1	54		28	6		2	1
53	4A16	24	6	12104	27	6	53	12114	18	4	91140	24	6	53	12114	20	4	101122	24	6	53	12114	22	5	111140	24	6	53	12114	24	5	121122		6
52		26	ä	l	25	5	52		9	2		19	2	52		7	2		19	2	52	l	13	3		19	2	52 51		28	3 6			2
51 50		28 1	4		7	3	51 50	12113	3 18	4	9Н39	24	6	51 50	12113	5 20	4	101121	24	6	51 50	12113	26 22	5	111139	24	6	50	12113	24	5	12H21		6
49		5	2		6	2	49	12113	9	2	51133	19	2	49	1.211.5	7	2	101121	19	2	49		13	3		19	2	49		11	3			2
48		7	1		-4	1	48		3	1		2	1	48		5	1		2	1	48		26	6		2	1	48		28	6		2	1
47	4A15	24	6	12103	27	6	47	12[12	18	4	9Н37	1	6	47	12112	20	4	101119	24	6	47	12[12	22	5	11H37	24	6	47	12112	24	5	121119		6
46		26	5		25	5	46		9	2		19	2	46	İ	7	2		19	2	46 45	ŀ	13 26	3 6		19	2	46 45		11 28	6		19	2
45 44		28	3	11142	27	6	45 44	11136	20	1	9H36	24	6	45 44	11136	18	4	101118	24	6	44	11136	24	5	11H36	24	6	44	11136		5	121118		6
43		5	2	11112	25	5	43	11130	7	2	31100	19	2	43	1.1100	9	2	101110	19	2	43		11	3		19	2	43		13	3		1	2
42		7	1		22	4	42		5	1		2	1	42		3	1		3	1	42	ł	28	6		2	1	42		1	6		-	1
41	4A14	24	6		7	3	41	11135	20	4	9H35	1	6	41	11135	18	4	10H17	24	6	41	11135	24	5	11H35	24	6	41	11135	1	5	121117	1 1	6
40		26	5		6	2	40		7	2		1	2	40		9 3	2		19	1	40 39		11 28	3 6		19	2	40 39		13 26	3 6		1 1	2
39 38		28 1	3	11141	27	6	39 38	11134	5 20	4	9H34	1	6	39 38	11[34	18	4	101116	24	6	38	11134	24	5	11H34	24	6	38	11134	1	5	12H16	1	6
37		5	2		25	5	37	1	7	2	1	19	2	37		9	2		19	2	37		11	3		19	2	37	İ	ļ	3		19	2
36		7	1		22	4	36		5	1		2	1	36		3	1		2	1	36		28	6		2	1	36			6		1 1	1
35	4A13	24	6		7	3	35	11133	20	4	9H32	f	6	35	11133	18	4	10H14	24	6	35	11133	24	5	11H32	24	6	35	11133	i	5	12H14		6
34		26 28	5		6	2	34	1	5	2		ł	2	34 33		9	2		19	2	34 33		11 28	6		19	1	34 33		1	3 6			1
33 32		1	3	11140	27	6	32	11132	20	4	9Н31	1	6	32	11132	18	4	10H13	24	6	32	11132	24	5	11H31	24	6	32	11132	i	5	12H13	1 1	6
31		5	2	11110	25	5	31		7	2		1	2	31		9	2		19	2	31	Ì	11	3		19	2	31		13	3		19	2
30		7	1		22	4	30		5	1		+	1	30		3	1		2	1	30	ļ	28	6		2	1	30			6		2	1
29	4A12	24	6	12103	7	3	29	12(11	18	4	9Н30	1	6	29	12[11	20	4	10H12	24	6	29	12111	24	5	11H30	24	6	29	12111	1	5	12H12	24 19	6
28 27		26 28	5		6	2	28 27	1	9	2		19	2	28 27		5	2		19	2	28 27		11 28	3 6		19	1	28 27	İ		3 6		19	1
26		1	3	12102	27	6	26	12[10	18	4	9H29	1	6	26	12110	20	4	10H11	24	6	26	12110	24	5	11H29	24	6	26	12110	1	5	121111	1 1	6
25		5	2		25	5	25	1	9	2		19	2	25		7	2		19	2	25		11	3		19	2	25		13	3		19	2
24		7	1		22	4	24		3	1		2	1	24	1	5	1		2	1	24	ł	28	6		2	1	24		1	6		2	1
23	4A11	24	6		7	3	23	12109	18	4	9H27	1	6	23	12109	20	4	10H09	24	6	23	12109	24	3	11H27	24	6	23	12109		5	121109	ì l	6
22 21		26 28	5		6	2	22 21		9	2		19	1	22 21	İ	7 5	2	1	19	1	22 21	1	11 28	6		19	1	22 21		1	6		2	1
20		1	3	12101	27	6	20	12108	18	4	9H26	1	6	20	12108	20	4	10H08	24	6	20	12108	24	5	11H26	24	6	20	12108	ı	5	12H08		6
19		5	2		25	5	19		9	2		19	2	19		7	2		19	2	19	1	11	3		19	2	19		13	3			2
18		7	1		22	4	18		3	1		1 -	1	18		5	1		2	1	18		28	6		2	1	18		l	6		2	1
17	4A 10	24	6		7	3	17	12107	18	4	9H25	1	6	17	12107	20	4 2	10H07	19	6 2	17 16	12107	24 11	5	11H25	19	6	17 16	12107	1	5 3	12H07	1 1	6 2
16 15		26 28	5		6	2	16 15		9	1		19	2	16 15		7 5	1		2	1	15		28	6		2	1	15			6		2	1
14		1	3	11140	7	3	14	11131	24	5	9H24		6	14	11131	20	4	101106	24	6	14	11131	22	5	11H24	24	6	14	11131		-1	121106	24	6
13		5	2		6	2	13	1	11	3		19	2	13		7	2		19	2	13		13	3		19	2	13		1	2		19	2
12		7	1		4	1	12		28	6		1	1	12	1	5	1		2	1	12		26	6		2	1	12		l	1		2	1
11	4A09	24	6	11139	27	6	11	11130	24	5	9H22	Į.	6	11	11130	20	4	10H04	24	6 2	11 10	11130	22 13	3	11H22	19	6 2	11 10	11130	1	4 2	121104	1 1	6
10 9		26 28	5 4		25 22	5 4	10 9		11 28	6		19	2	10		5	2		19	1	9	1	26	6		2	1	9	ŀ	3	1		2	í
8		1	3		7	3	8	11129	24	5	91121	24	6	8	11129	20	4	101103	24	6	8	11129	22	5	11H21	24	6		11129	18	4	12H03	1 1	6
7			2		6	2	7		11	3		ł	2	7		1	2		19	2	7		13	3		19	2	7		9	2		19	2
6		7	1		4	1	6		28	6		2	1	6		1	1		2	1	6		26	6			1	6		3				1
5	4A08	24		11138	27	1 1	ı	11128	24	1	91120	24			11128		4	101102	24	6	5	11128	22		111120	1	6		11128	1		12H02	24	
4		26	5		25	5	4		11 28	6		19	2	3		5	2		19	2	4 3		13 26	3		19	1	4			2 1		19 2	1
3 2		28 1	3		22 7	3	3 2	11127	24	1	91119	24	6	2	11127	20	4	101101	24	6	2	11127	22	5	111119	24	6		11127	1	1 1	121101	1 !	6
1		5	1			2	1		11	3			2	1		1	2		19	2	1		13	3		19	2	1		9	2		19	2
0		7				1	0		28	6		2	1	0	L	5	1		2	1	0		26	6		2	1	0		3	1		2	1
				Store				Store Dist							Store Dist			Read/ Dist/				Store Dist			Read/ Dist/				Store Dist			Read/ Dist/		
				Dist				Dist							~			Restor	е						Restor	е						Restore		

Data trunks 6f14-D Memory Read/Distribute/Restore Ch. 9, 10, 11, 12

Page 2-14 REV P



NOTES:

- I. STORAGE CYCLE TIMING IS TYPICAL FOR ALL MEMORY CHASSIS (CHASSIS 10, BANK OO LOCATIONS AND TP'S SHOWN).
- (2) READ/WRITE DRIVE TIMES SHOWN ARE THAT OF OUTPUT PINS ON 10F14.

THIS SHEET IS IDENTICAL TO CENTRAL MEMORY (131K) PAGE 19

CONTROL DATA
COMPORATION
DEVELOPMENT
DIVISION


CENTRAL MEMORY
STORAGE CYCLE TIMING

6614-D

SIZE DRAWING NO
C 60246600 RE
SHEET 45 PAGE 2-15

PART 3

CLOCK




PART 3


CLOCK

CONTENTS


Page	
3-1	Central Computer Clock System
3-3	Central Processor Clock, Chassis 1
3-5	Central Processor Clock, Chassis 4
3-7	Central Processor Clock, Chassis 5
3-9	Central Processor Clock, Chassis 6
3-11	Central Processor Clock, Chassis 7
3-13	Central Processor Clock, Chassis 8
3-13.1	10 MHz Clock, ECS Coupler
3-15	Central Memory Clock, Chassis 9
3-17	Central Memory Clock, Chassis 10
3-19	Central Memory Clock, Chassis 11 and 15
3-21	Central Memory Clock, Chassis 12 and 16
3-23	Central Memory Clock, Chassis 13
3-25	Central Memory Clock, Chassis 14

3-iii Rev U







		٠,	




	r		




		ر	





ta kananan				




		V.
3		










		ulijanomo.				
ı						
			~			




		,	
	/		










PART 4

EXTENDED CORE STORAGE COUPLER



PART 4

ECS COUPLER

CONTENTS

Page	
4-iv	Module Location Index
4÷viii	General Description and Logical Elements
4-1	ECS Coupler Block Diagram
4-3	Sequence of Operations
4-5	Timing Chain, T01 → T18
4-7	Timing Chain, T19 → T42
4-9	Data Flow 1, I1 and I3 Fan Ins, R1 Fan Outs, X, A, B and N Register
4-11	N Register - I1 Fan-In - First FF
4-13	R1, A, B, and X Registers
4-15	I3 Fan-In
4-17	Data Flow 2, R2, FL and RA Registers, I2 Fan-In
4-19	R2, FL(CM), FL(ECS), RA(CM), and RA(ECS) Registers
4-21	I2 Fan-In, Merge RA(CM) Reg, K Reg, and Monitor Address
4-22	Adder, Section 1
4-23	Adder, Section 0
4-25	P Decrementer and Register - Go to CM Initiate/Accept From Chassis 5
4-27	Read and Write FFs
4-29	End of Operation, Abort, Parity Error, Field Length Error, Master Clear
4-31	Peripheral or CM or CEJ/MEJ Address to CP Control
4-33	Pass-On Network Data From Controller To CM and Restore Paths For Exchange Jump
4-35	Central/Monitor Exchange Jump, Exchange Resume
4-37	Chassis 5, Control 1
4-39	Chassis 5, Control 2
4-41	6600 ECS Timing

MODULE LOCATION INDEX

SECTION

PUB. NO.

CHASSIS

MODULE LOCATION INDEX

MODULE LOCATION INDEX

_	71170010	TOB. NO. SECTION
ROW C	MODULE TYPE	PAGE
01		
02		
03		
04		
05		
06		
07		
08		
09		
10		
11		
12		
13	AA	29,31
14		
1.5		
16		
17		
18		
19		
20		
21		
22		
23		
24		
25	ļ	
26		
	L	
28		
29		
30	mp.	10.00
31	${ m TR}$	12, 29
33		
34		
35		
36		20
37	AA	29
39		
40		
41		
42		

	CHASSIS 9	PUB. NO.	SECTION
ROW D	MODULE TYPE	PAG	Ε
01			
02			
03		***************************************	**************************************
04			
05			
06			
07			
08			
09			
10			
11		an an anthony the courts of the purpose and the court of	***************************************
12			
13			
14			
15			
16			
17			
18			
20			
21			
22	DU	4-37	
23	טט	4-01	
24			***************************************
25		······································	
26			
27			
28			
29			
30			
31			
32			
33			
34			
35			
36			
37			
38			
39			
40			
41			
42			

C	HASSIS	PUB. NO.	SECTION
ROW F	MODULE TYPE	PAGE	
01			
02			
03			
04			
05			
06	TI	11, 15, 18, 35	
07			
08			
09			
10			
11	AA	35	
12	AA	30	
14			
15			
16			*****
17	PD	25, 29	
18			
19	$^{ m TD}$	35	
20	TD	31	
21			
22			
23			
24			
25			
26			
27			
28			
29			
30 31	PY	11,35	
32	1 1	11,00	
33			
34			
35			
36			
37	TQ	17, 18, 19	
38			
39			
40			
41			
42			

CHASSIS PUB. NO. SECTION

MODULE LOCATION INDEX

MODULE LOCATION INDEX

	OTA 3313 FOB. NO. 3ECT	
ROW G	MODULE TYPE	PAGE
01		
02		
03		
04	TL	31, 33, 35, 11
05		
06		
07		
08	TH	7, 11, 15, 25, 27, 33
09		
10		
11		
12	TH	7, 12, 25
13		
14		
15		
16	TD	35
17		
18		,
19		
20	${ m TR}$	7, 15, 21, 25
21		
22	WE	17, 19 17, 19
23	WE	17, 19
24		
25		
26		
27	TR TO	31, 33, 35 7, 25
28	10	7, 25
29	TOT .	11,31
30	$\frac{\mathrm{TL}}{\mathrm{CA}}$	5
31	CA	J
33		
34		
35		
36	AA	12, 29
37	$\frac{\Lambda\Lambda}{\mathrm{TQ}}$	5, 17, 18, 19, 31, 33
38	148	0, 11, 10, 10, 01, 00
39		
40	STQ	37
41	213	~ .
42		

	HASSIS 9	PUB. NO. SECTION
ROW H	MODULE TYPE	PAGE
01		
02		
03	A CONTRACTOR OF THE PARTY OF TH	
04		
05		
06		
07		
08		
09		
10		
11		
12		
13		
14		
15	Photograph to the state of the	
16		
17		
18	TD	15, 19, 21
19		
20		
21		
22		
23	TA	19
24		
25		
26		
27		
28		
29		
30		
32		
33	$_{ m TL}$	7,11,21,29,31,33,35,5
34	1 L	1, 11, 41, 40, 01, 00, 00, 0
35		
36		
37		
38		
39		
40		
41		
42		

C	HASSIS	PUB. NO. SE	CTION
ROW	MODULE TYPE	PAGE	
01	TI	21, 25, 29, 31, 35	
02	TD	11, 21, 31	
03	PJ	5	···
04	PJ	5	
05	PJ	5	
06	PJ	7	
07	PJ	7	
08	PJ	7	
09	PJ	7	
10	TR	25, 27, 29, 31	
11	${ m TR}$	11, 13, 21, 25, 29	
12	AA	27, 29, 31	
13	AA	25, 29	
14	AA	11, 21, 25, 31	
15	IX	25	
16	PJ	25, 27, 29	
17	TR	13, 25, 27, 29	
18	TE	33	
19	TL	12, 13, 25, 27, 29	
20	TR	30	
21	TR	30	
22	TL	11, 15, 21, 23, 25, 27,	29
23			
24	PY	7,11,29,33	
25			
26			
27			
28			
29			******
30			
31			
33			
34			
36			
37			······································
39			
40			
41	***************************************		
42			
42		<u> </u>	1-57

Rev Y

SECTION

PUB. NO.

CHASSIS

MODULE LOCATION INDEX

MODULE LOCATION INDEX

ROW	MODULE TYPE	PAGE
01	TA	12, 21, 29
02	HF	13
03	${ m TE}$	9,11
04	$_{ m TE}$	9,11
05	TQ	9,13
06	TQ	5, 7, 11, 25
07	PJ	9,13
08	PJ	9,13
09	PJ	9,13
10	PJ	9,13
1.1	MD	17, 21
12	TH	19, 21, 31
13	UM	9, 15
14	UM	9.15
15	TL	11, 21, 23, 27
16	WE	17, 19
17	WE	17,19
18	WE	17, 19
19	WE	17, 19
21	TG	17, 21
	TG	17, 21 23
22	FA FA	23
24	FA FA	23
25	FB	23
26	FE	23
27	FE	23
28	FE	23, 29
29	TQ	23
30	PD	9, 11
31	PD	9, 11
32	IH	11
33	TE	33
34	NZ	30
35	QJ	33
36	TQ	5, 19, 25, 29, 31
37	CR	25, 29, 33
38	PY	25, 27, 33
39	QĴ	11, 25, 29, 31
40	QJ	30
41	QJ	30
42	QJ	30

C	HASSIS	PUB. NO.	SECTION
ROW K	MODULE TYPE	PAGE	
01	TR	7, 11, 13, 15, 25	
02	${ m TI}$	13, 15, 25	
03	${ m TE}$	9,11	
04	TE	9,11	
05	TQ	13	
06	TQ	5, 9, 13, 19, 3 3	
07	PJ	9,13	
08	PJ	9,13	
09	PJ	9,13	
10	$_{ m PJ}$	9,12,13	
	MD	17, 21	
12	$_{ m HF}$	11,15	
13	UM	9, 15	
14	UM	9.15	
15	TL	7, 11, 22, 23, 29, 31	
16	WE	17, 19	
17	WE	17, 19	
18	WE	17, 19	
19	WE	17,19	
	TG	17, 21	
21	TG	17, 21	
22	FA	23 22	
23	FA	22	
24	FA	23	
26	$rac{ ext{FD}}{ ext{FE}}$	23	
27	FE	22, 31	
28	FE FE	22,35	
29	TQ	22, 23	i
30	PD	9,11	
31	PD	9,11	
32	TE	33	
33	NZ	30	
34	JQ	9,12	
35	QJ	33	
36	QJ	33	
37	QJ	33	
38	SB	17,19	
39	SB	17, 19	
40	SB	17,19	
41	JQ	9, 12, 35	
42	CR	9, 12, 27	

C	HASSIS	PUB. NO.	SECTION
ROW	MODULE TYPE	PAGE	
01	TD	11,21	
02	$^{ m TB}$	21, 25, 31	
03	${ m TE}$	9,11	
04	TE	9,11	
05	TH	7, 27, 29, 33	
06	IV	33	
07	PJ	9,13	
08	PJ	9,13	
09	TR	15, 21, 33	
10	HF	15	
11	MD	17, 21	
12	TE	9, 15	
13	UM	9.15	
14	UM	9, 15 11, 21, 22	
16	TL	11, 21, 22	
17	TE	17, 21	
18	TE	17, 21	
19	TE	17, 21	
20	TG	17, 21	
21	TG	17, 21	
22	FA	11,22	
23	FA	22	
24	FB	22	
25	FD	22	
26	$_{ m FE}$	22, 29	
27	$_{ m FE}$	22	
28	PD	9,11	
29	PD	9,11	
30	IH		
31	${ m TE}$	33	
32	MD	31,35	
33	PI	19,33	
34		0.0	
35	QJ	33	
36	QJ	33	
37	QJ	33	
38	QJ	33	
39	QJ	33	
40	SB	17, 19	
41	SB	17,19 17,19	
42	SB	17,19	4-17

4-vi Rev D

MODULE LOCATION INDEX

CHASSIS PUB. NO. SECTION

MODULE LOCATION INDEX

MODULE LOCATION INDEX

CHASSIS PUB. NO.

SECTION

ROW M	MODULE TYPE	PAGE
01.		
02		
03		
04		
05		
06		
07		
08		
09		
10		
1.1		
12		
13		
14		
15		
16		
17	PD_	13, 29
18		
19		
20		
21		
22		
23		
24		
25		
26		
27		
28		
29		
30	T) T	97 90
31	PJ	27, 29
33		
34		
35		
36		
37		
38		
39		
40		
41		
42		

	HASSIS	PUB. NO.	SECTION
RДW	MODULE TYPE	PAGE	
01			
02			
03			
04			
05			
06	TQ	12, 25, 27, 31, 35	
07			
08			
09		kayyyyddiad chwysod ar ygglega i yddiadol ollo dy gyysod, ae ha ach 1980 o gleini Allen Allen Allen ar chwysod	
10			
11	773 7	5 5 95 90 91	
12	TL	5, 7, 25, 29, 31	
14			
15			
16			
17			
18			
19			
20	***************************************		
21			
22			
23			
24			
25			
26			
27			
28			
29]
30			
31	TL	11, 21, 27, 31, 35	
32			
33			
34			
35			
36			
37			
38			
39 40			
41			
42			

CHASSIS		PUB. NO. SECTION
ROW	MODULE TYPE	PAGE
01		
0.5		
03		
04		
05		
06		
07		
08		
09		
10		
11		
12		
13		
14		
15		
16		
17		
18		
19		
20		
21		
22		
23		
24		
25	 	
26	<u> </u>	
27		
29		
30	 	
31	<u> </u>	
-	<u> </u>	
33	ļ	
35		
36		
	<u> </u>	
37	 	
39	 	
40	 	
41	<u> </u>	
42		
42	<u> </u>	<u> </u>

GENERAL DESCRIPTION

The ECS Coupler allows the CPU to communicate with ECS via the Controller. The coupler has two major functions. First, it computes the actual starting addresses in CM and ECS and checks to see if these addresses are out of range. This is the only error check made by the coupler. Second, it keeps count of the number of words transferred and terminates the transfer accordingly.

Most of the coupler's complexity arises from the fact that the programmer specifies initial addresses in CM and ECS and the number of 60-bit words to be transferred. However, ECS uses 8-word records and the coupler must automatically keep requesting new locations in ECS every eight words.

Coupler action can be interrupted by a PPU requesting CM. Action is started once the PPU read/write request is completed. Coupler action can also be interrupted if another computer is using ECS and the controller.

Coupler action is stopped if an Exchange Jump occurs. The transfer must be restarted at its beginning as intermediate values of word counts and addresses are not stored.

The coupler acts on an Abort or a Parity Error signal and relays them to CPU.

LOGICAL ELEMENTS

Four registers hold the values of Field Length for CM and ECS and the values of the Reference Address for CM and ECS. These values are not changed during a data transfer, and are restored, via the data paths, on an Exchange Jump.


The N and K registers are used for holding intermediate values generated during a transfer.

The adder is a 24-bit adder resembling 2 stages of the CPU Long Add unit.

P Register holds the 3-bit word count of the record in transfer. Its contents are decremented during a transfer.

The X, A and B Registers initially hold the same values as X_0 , A_0 and B_0 respectively. X holds the ECS address and is incremented during a transfer; A holds the CM address and B the number of words left to transfer.

ECS Coupler Pub. No. 60246600 Rev L Page 4-viii



SEQUENCE OF OPERATIONS

INTRODUCTION

Coupler operation is divided into three parts:

- Transfer Setup.
 This portion is performed only at the beginning of a transfer and is not repeated.
- Record Setup.
 This part of the operation is performed before each record transferred.
- 3. Data Transfers.

 If 524K of ECS are used, the data can be transferred at the rate of one word every 100 nsec. The coupler handles 8-word records and to sustain this rate, it must request a new record while the data transfer is in progress. That is, the Record Set-Up for the next record is performed at the same time as the data transfer. (See block transfers below.)

The coupler has a path for an address to CM (chassis 5). This path (and the coupler timing chain) is used by the CEJ/MEJ instructions (St. Opt. 10104).

TRANSFER SETUP

On any Exchange Jump, FL(ECS), FL(CM), RA(ECS), RA(CM) are sent from the package to the coupler.

When an ECS instruction is translated,

- 1. The timing chain is started.
- 2. The contents of X0 and A0 are sent to the coupler X and A registers. (These address relocation quantities must be stored prior to instruction execution.)
- 3. The Clear signal on B0 is dropped and the word count (Bj + K) is formed in the increment unit and sent to B0 which is sent in turn to coupler B register.

All required values are not stored in the coupler. Note that the values of FL(ECS), FL(CM), RA(ECS) and RA(CM) are not changed during an ECS transfer. They are restored to CM if an Exchange jump occurs.

- 4. The coupler then checks to see if the initial addresses are in bounds. If either CM or ECS Field Length errors occur, the transfer is terminated.
- 5. The first ECS address is computed, (X+RA(ECS), and stored in X. This absolute address will be updated after each record.

RECORD SETUP

FIRST RECORD

ECS reads/writes eight 60-bit words at once. This single record is disassembled/ assembled in ECS under control the lowest 3 bits of the ECS address (see Definition Of Word Count Bits on diagram). These bits specify where in the record the operation should start. ECS always continues from the starting point to the end of record. If only word three is required, then the record at that address sends five words starting at word three. However, the word count is one, and this is entered in the P register. The single word is accepted and the transfer concluded even though ECS sends the remaining four words.

First record proceeds as follows:

The first record may be a partial record. Therefore, the lower 3 bits of X
 (60-bit word count bits) are subtracted from 10₈ to give the number of words to
 be transferred in this record. This result is sent to K.

- K is checked against B. If K-B is negative, more than one record is to be transferred. K is sent to P as this number of words is the first record. (If K-B is positive, then this becomes the last record and B is sent to P (see Last Record).
- 3. B is reduced by K words.
- 4. The ECS address, Store bit and Request bit are sent to the controller.
- 5. The ECS address is incremented by K. This means that the lower 3 bits of X are clear and that the following records must be complete ones.
- 6. The Accept is received from the controller. The coupler waits until this occurs.
- 7. The Central Memory address, (A+RA(CM), is computed and stored in the A register. It is also sent to the Exchange Address Counter (EAK), where it is incremented by the P decrementer Go pulses.
- 8. The P decrementer is enabled and the data transfer is started.

SECOND RECORD

While the data is being transferred for the first record, the second Record Setup is starting the next ECS bank into its Read/Write cycle. The differences between the second record (or any intermediate record) and the first are:

- 1. Since they cannot be partial records, step 1 simply transfers ${\bf 10}_8$ to K. Also the ECS address is incremented by ${\bf 10}_8.$
- 2. Since the Exchange Address counter holds the CM address, a new address is not sent to CPU as in 7.

LAST RECORD

Any record may become a last record if the K-B test is positive. If so, B is sent to P register. Since B may be 0-7, the record can be a partial record but only in that it is terminated early (when B is less than 7). Note that a Last Record is different only in that the parameters for the record following are not generated and that an End of Operation signal is sent to CPU.


DATA TRANSFERS

Note that data transfers must be continuous; that is, non-consecutive address are not possible in a block transfer. However, it is possible to reference a single word in ECS.

PPU INTERRUPT

Provision is made for a PPU to perform a read or write or an exchange jump during an ECS transfer. The PPU interrupt can occur only between ECS records and only one interrupt per record is allowed.

ECS Coupler Pub. No. 60246600 Rev L Page 4-2



.9

TIMING CHAIN DESCRIPTION

Each FF in the timing chain is set for 100 nsec, but there is only a 50 nsec delay between the setting of consecutive FF's. The timing chain runs for 2.4 μ sec minimum and controls most of the Coupler's operations. T01 to T26 of the timing chain are used for Normal Transfer Setup, Flag Function and CEJ sequences. T27 to T42 of the timing chain are used for Normal Transfer completion, Next Record Setup sequence and PPU Break-in operations. Note that all adder results go unconditionally to N, which is cleared every 100 nsec.


TRANSFER SETUP

The Initiate, Read (or Write) FF's are set. Read/Write FF is set. Timing chain is started at T00.

T01	(NORMAL TRANSFER) Enable Pass on; Enable X0, B0, A0 to X, B and	T14	(NORMAL TRANSFER) Extend Sign.
T02 T03	A registers. (NORMAL TRANSFER) Clear K register; force "0" into B. (NORMAL TRANSFER) Enter X0 in X via II.	T16	(NORMAL TRANSFER) Perform FL check, (FL (cm) $(A + B)$, by sending N, $(A + K)$ and FL (cm) to the adder; results to N. If FL error send error signa $(T20)$.
T05/T06		T18	(NORMAL TRANSFER) Send X and K to the adder, result to N.
T07	(NORMAL TRANSFER) Continue timing chain.		(FLAG FUNCTION) Send End of operation.
177	(CEJ/MEJ) Enable END of operation.	T20	(NORMAL TRANSFER) Send FL error signal if N register is negative (Bit 23 set).
	(FLAG FUNCTION) Clear Flag Function FF.	T21	(NORMAL TRANSFER) Clear K register.
T08	(NORMAL TRANSFER) Enable B (word count) to 13 and to the adder. (CEJ/MEJ) Enable Monitor address to the adder.	T22	(NORMAL TRANSFER) Perform FL check (FL (ECS) - (X + B) by sending X + B, and + FL (ECS) to adder; results to N register. If error send error
T0 9	(NORMAL TRANSFER) Continue timing chain.		signal at T25.
	(FLAG FUNCTION) Enable Flag Function FF.	T23	(NORMAL TRANSFER) Set First FF.
T10	(NORMAL TRANSFER) Enter adder results in K. This is the transmission	T24	(NORMAL TRANSFER) Perform X + RA (ECS); result to N register.
	of B to K in preparation for FL checks.	T25	(NORMAL TRANSFER) Send FL error signal, if N register is negative.
	(CEJ/MEJ) Enable Monitor Flag; Exchange Go to CH 5 if CEJ.	T26	(NORMAL TRANSFER) For first record only, send X and RA (cm) to the
T11	(NORMAL TRANSFER) Clear Word Count ≤ 8 FF.		adder. Enable E term.
T12	(NORMAL TRANSFER) Send A via I3 and K to the adder.		
	(FLAG FUNCTION) Enable address to ECS Controller for Flag Function.		

T13

(NORMAL TRANSFER) Enable B to the adder. (CEJ/MEJ) Clear Block Flag Function FF.



END OF TRANSFER SETUP


START RECORD SETUP


If this were and intermediate record, the Record Setup would begin for the next record, the Read 2 or Write 2 FF's would be cleared and the timing chain would not be restarted.

PPU BREAK IN


If a PPU interrupts between records the timing chain continues from T27 to T40. At T30 the address to controller X register is blocked and no Accept will be received at T41 to continue the timing chain.


			•
T27	(NORMAL TRANSFER) Set Clear K FF.	T35	(Enter N into B register via I1. This is the result of K - B, complemented. If N is negative, B was larger than K and this is not last record, K is entered
T28	(NORMAL TRANSFER) Set K = 100; mask all bits of I3 Fan-in (extend sign) except bits 0-2. Send K and N to the adder. X and N both contain the actual ECS address, from N we have: 7 ← 7x (note that the 7's are		in P at T38. If N is positive, the Word Count ≤ 8 FF is set and B is entered in P at T37.
	masks and the X is the complement of the 60 Bit Word Count); from K we	T36	(NORMAL TRANSFER) Send A to the adder. N will send A to CM (T38)
	have: $0 \leftarrow 010$ Results from the adder; $0 \leftarrow 0X + 1$ (end around carry) extend in K. Since the lower 3 bits of X may possibly be zero (partial record)	T37	(NORMAL TRANSFER) Send B to P if last record. Enable N to the VIA I1.
	the Coupler must determine what to enter in P. (First record only)	T38	(NORMAL TRANSFER) Enter N in X. From I this is the result of the K and
	(PPU BREAK IN) PPU Break-in is the same as a Normal Operation except that set K = 10_8 is blocked by a cleared condition being held on the		X addition at T34 and is the ECS address fro the next record. Enable N to CM. Enable K to P.
	K Reg, K is held clear to avoid the loss of the word count for the interrupt record.	T39	(NORMAL TRANSFER) Start the delay chain if this is a read operation; this is to delay the start of the decrementer long enough to get the data back from
T29	(NORMAL TRANSFER) Clear K. Enter A (if this record is not the first)		ECS. Clear ENABLE P FF.
	with A + 10_8 (see T42). If this is the first record, send N (cm address) to A (see T26) Send Addr. to controller (x Register)	T41	(NORMAL TRANSFER) An Accept from the Controller sets T41 FF and enables the P decrementer. T41 clears Read Last Record FF and clears
	(PPU BREAK-IN) Clear K. Enter A with A + 0. A is added to 0 on a PPU Break-in because set K = 10, was disabled at T28. A in this case		FIRST FF. If last record (Read Last Record FF is set) this FF blocks the timing chain and prevents the requesting of any further records.
•	PPU Break-in because set K = 108 was disabled at T28. A in this case holds the CM address for the interrupted record and must not be incremented by 108. Addr. to controller (x Reg) is blocked, but Timing Chain continues		(PPU BREAK-IN) The Accept from the controller to T41 is blocked at T30 when Address to Controller (X Reg) was disabled by the PPU Break-In.
Т30	(NORMAL TRANSFER) Enter adder results (T28) in K. This is the number of words to be transferred for this record.		The timing chain hangs at T40 until a Read or Write Resume signal sets $\Gamma42~\mathrm{FF}.$
	words to be transferred for this record.	T42	(NORMAL TRANSFER) Set FF. Send A and K to the adder. This up dates
	(PPU BREAK IN) Enter adder results in K. This is the result of the A + 0 addition (T28).		the CM address by 10g. This new address is entered in at T29. It is not sent to CM each record but is available if needed; that is, after a PPU interrupts the transfer. Enable No Interrupt FF to clear K. Enable Read
m 2.1	(NORMAL TRANSFER) Enable B to the adder. This will initiate the check to		Last Record FF. Set T27 FF which starts a new Record Setup sequence. Note that T27 FF is set 25 nsec after T42 and T28 FF is set 75 nsec after
T31	determine if this is last record and if so, how many words will be transferred. This is done by subtracting the Word Count (B ₁ + K), now in B, from K (T32).		T42. Therefore, T42 at 75 is the same as T28 at T00. This overlap ensure that $K=10_8$ and A are sent to the adder at the same time.
T32	(NORMAL TRANSFER) B and K to adder; force "1" into bits 18-23 of adder input to make B negative.		(PPU BREAK-IN) Set by Read or Write Resume signal. Send A and K to the adder. A is holding the CM address for the interrupted record and K is
Т34	(NORMAL TRANSFER) K and X to the adder. This is updating the ECS address by the number of 60 bit words for this record. Note that for the first pass this made any address have its lower 3 bits all zeros. There after, any record will to started at word 0. If this is any record but the first, 10_g is added to X and the ECS record address is incremented by 1. Also, if this is any record other than the first, 10_g is added to X, and the ECS record address is incremented by 1.		clear. Therefore we are adding A to 0 to re-establish the interrupt record. T27 FF is set and a new record sequence is set up.
			ECS Coupl Pub. No. 6 Rev D Pag





	1		





A, B, X AND FLAG REGISTERS DESCRIPTION

A REGISTER

This is an 18-bit register which initially holds the contents of A_0 (relocation quantity for CM addresses). During Transfer Setup, RA(CM) is added to A and the result is entered in A and sent to the EAK. The initial CM address (page 11) A is updated every eighth word (once every record) by a count of 10; however, this updated address is entered in N and sent to CM T38 (P.11) for each record.

B REGISTER

This 18-bit register holds the total number of words to be transferred. Initially, it has the contents of B_0 (Bj + K), but it is decremented by the number of words to be transferred in the next record. This is done during Record Setup. If it is the last record, the lower 3 bits of B are sent to the decrementer. This condition is determined by N being positive; that is, K was greater or equal to B. B is not changed if this condition is met.

X REGISTER

This 24-bit register holds the ECS address. It is updated by 10_8 for each record request made to the ECS Controller. The initial contents of X is the relocation quantity $\mathbf{X_0}$. During transfer set up time RA(ECS) is added to X and the result entered in X. The address is sent to the controller at T34, but the updating for the address took place during the previous Record Setup time. This is done to ensure sufficient time for the Request to be processed by the Controller. Note that the Store Bit transmitter is on module K42 and is sent at the same time, (see page 27).

FLAG REGISTER

The Flag register is selected by executing an ECS Read or Write instruction with bit 23 set in both the ECS address (X0) and FLECS. No FL(ECS) checking is performed and RA(ECS) is not added to the ECS address (X0). The operation is the same for either ECS instruction and is not affected by the Fifty Percent Capacity Reduction.


The contents of X0 are sent to the controller as is any other ECS address. Since bit 23 is set, the controller recognizes this as a Flag register operation. It then translates bits 22 and 21 to see what function is to be performed.

The response to a Flag register Function is either an error exit or a normal exit from the ECS instruction. Receipt of either an Accept or an abort from the controller enables an End of Operation for a Flag Function (see P29).

For a Flag register operation the ECS address is considered to have three parts (Figure 3-2).

Funct Cod-		Flag Word			
23	21 ·20	18 17		0	

- Function Code (N) is bits 21-23. Bit 23 is always set for a Flag register operation.
- 2. Bits 18-20 are not used.
- 3. The flag word is bits 0-17. These bits are compared with or entered into the Flag register depending on the function specified by N_{\bullet}



۸ . ۱


-

**** ,

13 FAN IN DESCRIPTION

The I3 Fan In allows the X, B, A or N registers to enter the adder. Note:

- 1. The lowest 3 bits of the fan in are gated by the timing chain only.
- 2. Bits 3 through 23 can be forced to ones by the extend sign (A term). This is done at T28 to extend the negative sign of the complement of the lower 3 bits of X register. This is done when N (holding the newly updated ECS address) and K are sent to the coupler is determining the number of words to be transferred on all records except last.
- 3. Bits 18 through 23 can be forced to ones by the extend sign (A term). This extends an 18-bit negative number to 23 bits. The sign is extended at T16 when (A+K) is in N and is to be subtracted from FL(CM) for Field Length checks. At the K-B test is performed with B being sent to the adder, and its sign is therefore extended.




R2, RA AND FL REGISTERS

R2 REGISTER


This is a 24-bit catching register. Its contents are directed to the RA or FL registers by the address tags. These tag bits are the Increment Unit to A bits which are not used during ECS instructions and are therefore assigned to directing the ECS and CM parameters.


MA, RA AND FL REGISTER

These hold MA, RA and FL quantities from the Exchange Jump package. Note that the lower 6 bits of the ECS registers do not exist.



R2→ MA FANOUTS (LOWER 6 BITS GO DIRECTLY TO MA)






12 FAN IN AND K REGISTER DESCRIPTION


K REGISTER


This 18-bit register holds the word count for one record. It also can have bit 3 forced to a one, which is used to increment quantities by 10_8 . An exception occurs during PPU Break-in when K is held clear disabling the K + 10_8 addition. Its inputs on I2 are shared with RA(CM) register and they are controlled by the merge RA(CM) or K gates which allow one or the other to I2. The lower 3 bits of K are sent to the P register except on the last record, when B is sent to P.

12 FAN IN

This fan in allows RA, FL and K to send operands to the adder or to the pass on network. The letter would be done only if an Exchange Jump occurred. Since the lower 6 bits of the ECS registers do not exist, their inputs on 12 are not used. Also, since RA(CM) and K are controlled by the merge gates, their gating term (A) on 12 is always a logical one output.







P DECREMENTER AND REGISTER

The output of the decrementer is one count less than the 3-bit quantity in the P register. When the clear/set input to P is strobed at T00, this reduced quantity is entered in P.

The lower 3 bits of K are entered in P unless it is the last record; then the lower 3 bits of B are entered in P.

The decrementer runs only when the Enable P FF is set. On a write operation this is at T41 but on a Read operation there is a considerable delay before the data arrives, so the Read 2 FF is sent through a 300 nsec delay chain before setting the Enable P FF. Once this FF is set, the remainder of the coupler's logic can start the next Record Setup and the clock pulses decrement P and send the GO signal to the Exchange Address Counter. When P = 0 the Enable FF will be clear unless a new request has been sent; that is, it was not the last record. Note that the decrementer logic is cyclic; it will decrement an all zero P register to all ones.

LAST RECORD CONTROL

WORD COUNT < FLIP FLOP


This is set if the N register is positive after the K-B check on the last record only. If set, B is sent to P; if clear, K is sent to P.

READ LAST RECORD FLIP FLOP

This set by the Word Count ≤ 8 FF, Read 2 FF and T42 and blocks the reset Record Setup sequence from occurring.

INITIATE 1 FLIP FLOP


This is set from CPU when the instruction is translated. The Accept signal is returned immediately to CPU.



READ AND WRITE FF DESCRIPTIONS

Along with the Initiate 1 signal, CPU sets either the Write 1 or Read 1 FFs. The Read/Write FF is set by either one and the timing chain started. On a Read operation the decrementer is not enabled until T39 + 400 nsec to give the data time to reach the coupler. On a Write operation, the delay is not necessary.

When the last record reaches T42 and tries to restart at T27, the timing chain will be blocked. Either Write 2 or Read 2 must be set for it to continue.




ERROR AND TERMINATION CONDITIONS

End of Operation signal is sent if the decrementer reaches 0 and this is the last record, or if a Field Length error occurs.

A Field Length error signal is sent after checking FL(CM)-(A+B) and FL(ECS)-(X+B) and getting a negative result. This is the only error condition that the coupler checks or acts upon.

Error Exit Mode signal is sent on any Field Length error, Abort or Parity error. Note that CPU cannot distinguish between a Parity Error and an Abort.

On a Read operation, an Abort is used in place of the Accept to keep the timing chain running. This allows the programmer to transfer all zeroes to CM if he wishes. On a Write operation CPU discontinues the transfer. On a Parity Error, the coupler relays the signal as an Error Exit Mode. Neither Abort nor Parity Error cause an End of Operation signal.



BIT6

121-22 11 12 1

125

HI6 - 27

W22-95 -00-22 13 17 K33-22 W03 1F39-5 M22-96 -odo-21 14 15 K33-26 WO3 1F39 1 W22-97 -ab-10 15 16 K33-27 W03 IF 39-28 W22-98 14 L32-4 W03 IF39-26 W22-99 12 L 32-6 W03 iF39-24 H16-27

PPU ADDRESS REG

NZ K33

NZ J34

BITS 8-15

BIT 0

В

___ BIT 1

BIT 5

10-E CLEAR

B ENTER

C XMIT

BITS: QJ J40

BITS:

BITS:

-00-23 12

QJ J41

19 ---

15 K33-2

16 K33-3

QJ J42

19 K33-23

14 K33-4 102-16

W22-901 - 00-23 BO 0

M22-902 -00-22

W22-904 -00-10

W22-903-00-21 2

N22-907-00-23 6

M22-908 -00-22

M22-900 -00-21

WO3 1F37 -5

W03 IF37-1

WO3 1F37-28

W03 IF37-26

W03 IF38 -7

WO3 IF38-5

W03 IF38-1

W03 IF38-28

W03 1F38-26

W03 1F38-24

W03 IF 39 - 7

wo3 IF37-24

H16-25

N22-91

W22-92

HI6 - 26

W22-94

N+(PPU ADDR.)

2)

6>

TR 121

TR 120

L-50

BITS 9-17

BIT 8 K33-1 8

BITS 0-8

J40

au

BIT 0 1

2>

TO CH 5

D- W23-901-W24

5 N40 -23

5-db- W23-902-W24

5N40-22

5N40-21

5N40 - 10

26-00- W23-905-W24

5N40 - 9

5N40 - 8

W23-906-W24 |

CONTROL DATA CURPORATION DEVELOPMENT DIVISION

PERIPHERAL ADDRESS NETWORK (TO CM)

ECS COUPLER AND CEJ/ME. C 6024660 0

PPU BREAK IN


A PPU may interrupt any record except the first and last record. To enable a PPU Break in these conditions must exist:

First FF is clear.

Enable P FF is set.

Clear K FF is clear.

At T30 a PPU Break in disables the Address to Controller for the interrupted record, but allows the timing chain for that record to continue to T40. At T40 the timing chain stops because an Accept from the Controller was not received. During a PPU Break in K is held clear to disable the K + 10₈ addition which increments the word count of the interrupted record. The incremented word count would be used for the next record on a Normal Transfer; however, during a PPU Breakin, with K being held clear, 0 is added to K to maintain the word count of the interrupted record. At the end of a PPU Break in a Read or Write Resume signal sets T42 FF, repeating the Record Setup for the interrupted record and resets the First FF.




.

PASS-ON NETWORK DESCRIPTION

The data path from the Controller to CM has provision for the contents of the Coupler's registers to be restored into memory. This logic is the OR gate marked on the block diagram and provides a restore path for RA(ECS) and FL(ECS) if an Exchange Jump is executed. RA(CM) and FL(CM) are restored from the CPU. As long as the coupler is involved in a data transfer, the data path from the Controller to the Write Distributor (Chassis 2) is enabled. This is done by the Initiate 2 FF, which is cleared only on an End of Operation condition.

The address tags from the stunt box are translated for an Exchange Jump and enable RA(ECS) and FL(ECS) to be stored in Exchange Jump packet. (Note that bit 1 of these tags is also used; see 12 fan in, page 21.) It is not necessary to restore the CM parameters, as these are also held on the CPU and restored from there.



CEJ/MEJ

Standard Option 10104 (CEJ/MEJ) makes PPU exchange jumps (MDJ) conditional and allows one of two starting addresses for Central Processor exchange jumps (CEJ). The condition determining the execution of a CEJ or MEJ instruction is the status of the Monitor Flag (See Table 1).

TABLE 1. EXCHANGE INSTRUCTION DIFFERENCES

INSTRUCTION	CONDITIONAL/ UNCONDITIONAL	OPERATIONAL Effect on Monitor Flag Bit	DIFFERENCES Location of Starting Address for Exchange
261 (Peripheral Processor Monitor Exchange Jump)	Conditional (occurs only if monitor flag is clear; passes is flag is set)	Sets Flag	Peripheral Processor A register.
013 (Central Ex- change Jump) with monitor flag bit set.	Unconditional	Sets Flag	Central Processor Monitor Address Register
013 (Central Exchange Jump) with monitor flag bit set.	Unconditional	Clears Flag	Address formed by K + (Bj)

CONDITIONS AFFECTING MONITOR FLAG

Monitor Flag set by:

Monitor Control FF set - T85

cleared by:

Monitor Control FF clear - T85

Monitor Control FF set by:

Monitor Flag Clear - (T10 - CEJ 2) + (MEJ)

cleared by:

Monitor Flag set - (MC) + (T10 - CEJ2)


(Note that MEJ cannot clear Monitor Flag)


CEJ INSTRUCTION SEQUENCE

- 1) A CEJ instruction is issued from Chassis 5.
- B_J + K computed by Incremented 1, results are sent to Coupler's B register (enter B, T05, P.5)
- Select starting address, (MA) or (B) depending on the status of the Monitor Flag. (See Table 1).
- 4) Send starting address at T08 (P. 5) via adder to N and then to chassis 5.


MEJ INSTRUCTION SEQUENCE

- If the Monitor Flag is clear enable (MA) at T08 (P. 5) via adder to N and than to chassis 5.
- 2) If the Monitor Flag is set, MEJ passes.






,				
	\$			



6600 ECS TIMING

Duration (NSEC)	Assuming no PPU Conflicts:	Duration (NSEC)	Assuming no Controller Channel or Bank Conflicts:
400	(Read/Write) From Issue setting ECS Read until accept is received at Chassis 5.	400	(Read/Write) From Sending Request to ECS until an ECS Accept is received at the Coupler.
500 1600	(Read/Write) From Accept received at Chassis 5 until Go Read is received at the Coupler. (Read/Write) From Go Read received at Coupler until	2100	(Read only) From ECS Accept received at the Coupler until an End of Operation is received at Chassis 5 (+100 nsec for each word).
	Request is sent to ECS.	180	(Write only) From ECS Accept received at Coupler until End of Operation is received at Chassis 5 (+100 nsec for each word)
	100 (Read/Write) From End of Oper ECS Proceed.	ation received at Chass	sis 5 until
	300 (Read/Write) From ECS Procee	d until SCBD issue for	next

instruction.



CONTROL DATA

CORPORATION


DEVELOPMENT
DIVISION

C G0246600

STEET PAGE 4-41

PART 5

POWER WIRING



PART 5


POWER WIRING

CONTENTS


Page	
5-1	Typical Power Supply Configurations
5-2	Typical Memory Module Power and Control Wiring
5-3	Power Wiring, Maintenance Panel, Bay 1
5 - 5	Power Wiring, Maintenance Panel, Bays 2, 3, 4
5-7	Power Wiring, Condenser Unit and Cabinet
5-9	Power Wiring, Chassis 1
5-13	Power Wiring, Even Logic Chassis
5-13	Power Wiring, Odd Logic Chassis
5-15	Power Wiring, Even Memory Chassis
5-17	Power Wiring, Odd Memory Chassis
5-19	Electrical Interference Grounding


60246600 S


5-iii




TYPICAL 6 OR 15 VOLT
POWER SUPPLY










			*	




- REFERENCE DOCUMENTS:
 A. 18288800 WINE LIST
 B. 80146100, 80119300 ELECTRICAL SCHEMATIC
 C. MECHANICAL ASSEMBLIES:
- SYSTEM CHASSIS NO. DRAWING NO. 6414 / 6415 /6416 I 18312 400 18346200

PERIPH & CONTROL PROCESSOR POWER WIRING DIAGRAM

60246600 A


6613-D, 6614-D

CHASSIS 1



| REFERENCE DOCUMENTS: | C. MECHANICAL ASSEMBLIES |
A WIRE LIST - 18229200 | STITEM | CHASSIS NO. | DRAWMIG NO |
B. ELECTRICAL SCHEMATIC — 60148100, 6019300 | 641476415 | 2 | 18312300 |
2. AS SHOWN THIS DIAGRAM INDICATES A FULL CHASSIS . 641476415 | 8 | 1832200 |
10 ROWS G, H, I,JK, L, M, N, O, P, Q, & R, IN DIFFERENT | 6415616 | 4 | 18326900 |
10 ROWS G, H, I,JK, L, M, N, O, P, Q, & R, IN DIFFERENT | 64157614 | 6 | 18346400 |
10 COMBINATIONS, ARE NOT USED THE RED AND BLACK | POWER JUMPERS AND THE CAPACITORS ATTACHED | 10 | 18347500 |
10 THESE ROWS ARE NOT NEEDED UNDER THESE | APPLICATIONS.


POWER WIRING DIAGRAM EVEN LOGIC CHASSIS 6613-D, 6614-D 60246600 A 5-11



6613 6613/6614 6614 18347000 18347400 18350000

POWER WIRING DIAGRAM ODD LOGIC CHASSIS

6613-D, 6614-D 60246600 A



NOTES:

⁴ AS SHOWN THIS DIAGRAM INDICATES A FULL CHASSIS. FOR CERTAIN APPLICATIONS THE BUGGIE COMMECTORS IN ROWS J.K. B. L. ARE NOT USED. THE RED AND BLACK POWER JUMPERS AND THE CAPACITORS ATTACHED TO THESE ROWS ARE NOT NEEDED UNDER THESE APPLICATIONS.

ASSEMBLIES: CHASSIS NO.	DRAWING N
4	18321000
4	1834680
10	18348000
14	18348600
16	18349000
4	18349400
10	18349800
	CHASSIS NO. 4 4 10 14 16


POWER WIRING DIAGRAM EVEN MEMORY CHASSIS

6613-D, 6614-D 60246600 A

I FOR POSITION SI THRU SS, S6 THRU SIQ, SII THRU SIS, AND SI6 THRU S20 USE THE APPLICABLE CIRCUIT BREAKER ASSEMBLY CALLED OUT IN THE CIRCUIT BREAKER ASSEMBLY WIRE LIST 18288500 AND THE WIRING DIAGRAM 18288600

² TRANSFORMER TOI AND TO7 ARE 18119900 (+ 15V)
TRANSFORMER TO2 THRU TO6 AND TO8 THRU TI2 ARE 97010100 (+6V)

³ REFERENCE DOCUMENTS: A18289000 - WIRELIST B60146100, 60119300 - ELECTRICAL SCHEMATIC



3. REFERENCE DOCUMENTS
A WIRE LIST-18288900
B ELECTRICAL SCHEMATIC-60146100,60119300

AS SHOWN THIS DIAGRAM INDICATES A FULL CHASSIS.FOR CERTAIN APPLICATIONS THE BUGGLE CONNECTORS IN ROWS J. K. B. L. ARE NOT USED THE RED AND BLACK POWER JUMPERS AND THE CAPACITORS ATTACHED TO THESE ROWS ARE NOT NEEDED UNDER THESE APPLICATIONS.

SYSTEM	CHASSIS NO.	DRAWING NO
6414 / 6415	3	18320900
6414	5	18321100
6414	7	18321100
6416	3	18321200
6613	3	18346600
6613	15	18348800
6614	3	18349200

POWER WIRING DIAGRAM ODD MEMORY CHASSIS

6613-D, 6614-D 60246600 A




Figure 5-1. Electrical Interference Grounding; Cabinet and Chassis.




Figure 5-2. Electrical Interference Grounding; Dead Start Panel.




Figure 5-3. Electrical Interference Gounding, Maintenance Panel.




Figure 5-4. Electrical Interference Grounding; Cabinet Doors.

COMMENT SHEET

	o. <u>60246600</u>	REVISIONY	
FROM:	NAME:		
rkum:	BUSINESS		

FOLD

FOLD

FIRST CLASS PERMIT NO. 8441

MINNEAPOLIS, MINN.

BUSINESS REPLY MAIL

NO POSTAGE STAMP NECESSARY IF MAILED IN U.S.A.

POSTAGE WILL BE PAID BY
CONTROL DATA CORPORATION
Publications and Graphics Division
ARH219
4201 North Lexington Avenue
Saint Paul, Minnesota 55112

9年文学的6次

14 / 1 3 3 5 5 **22** 5

FOLD

FOLD

JT ALONG LINE

